Method and apparatus for dynamic timing of memory interface...

Details Method and apparatus for dynamic timing of memory interface... Method and apparatus for dynamic timing of memory interface...

2006-05-16

2006-05-16

Sparks, Donald (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

C713S503000, C711S168000

Reexamination Certificate

active

07047384

ABSTRACT:
A method and apparatus for using different timings to latch signals sent by two memory devices of identical design to compensate for differences in the lengths of conductors across which the signals must propagate.

REFERENCES:
patent: 5530754 (1996-06-01), Garfinkle
patent: 5794020 (1998-08-01), Tanaka et al.
patent: 5913215 (1999-06-01), Rubinstein et al.
patent: 6105144 (2000-08-01), Wu
patent: 6226757 (2001-05-01), Ware et al.
patent: 6430696 (2002-08-01), Keeth
patent: 6484268 (2002-11-01), Tamura et al.
patent: 6510503 (2003-01-01), Gillingham et al.
patent: 6647027 (2003-11-01), Gasparik et al.
patent: 6801989 (2004-10-01), Johnson et al.
patent: 6898726 (2005-05-01), Lee
Microsoft Computer Dictionary, 5th ed. 2002 Microsoft Press, p. 19.

Affiliated with

Also associated with

Rating

Method and apparatus for dynamic timing of memory interface... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for dynamic timing of memory interface..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for dynamic timing of memory interface... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3601238