Electrical computers and digital data processing systems: input/ – Interrupt processing – Interrupt inhibiting or masking
Reexamination Certificate
2007-03-06
2007-03-06
Auve, Glenn A. (Department: 2111)
Electrical computers and digital data processing systems: input/
Interrupt processing
Interrupt inhibiting or masking
C710S048000, C710S049000, C710S260000
Reexamination Certificate
active
10994993
ABSTRACT:
An apparatus and method for dynamic suppression of spurious interrupts in a computer system. More specifically, there is provided a method that comprises providing a look-up table comprising source IDs and corresponding time delays for each of a plurality of interrupt lines, monitoring each of the plurality of interrupt lines, and updating the time delays in the look-up table based on the monitoring of the interrupt lines, and a system for implementing the method.
REFERENCES:
patent: 5564060 (1996-10-01), Mahalingaiah et al.
patent: 5781187 (1998-07-01), Gephardt et al.
patent: 5790871 (1998-08-01), Qureshi et al.
patent: 5850555 (1998-12-01), Qureshi et al.
patent: 6263395 (2001-07-01), Ferguson et al.
patent: 6356963 (2002-03-01), Maguire et al.
patent: 6708241 (2004-03-01), Futral
Cartes Andrew C.
Mowry Daniel Philip
Zink Daniel John
Auve Glenn A.
Hewlett--Packard Development Company, L.P.
LandOfFree
Method and apparatus for dynamic suppression of spurious... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for dynamic suppression of spurious..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for dynamic suppression of spurious... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3745951