Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
2001-09-10
2003-02-11
Auve, Glenn A. (Department: 2181)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
Reexamination Certificate
active
06519707
ABSTRACT:
BACKGROUND
1. Field
The present invention is related to processors, and, more particularly, to dynamic power control of low power processors.
2. Background Information
Achieving significant power savings in embedded processors, such as microprocessors, for example, and other digital systems is becoming increasingly desirable. One reason is the increase in the use of cell phones and other hand-held portable devices having limited battery capacity. In addition, the computing power of such hand-held devices is increasing as the technology evolves, and will continue to increase for the foreseeable future. This is particularly likely with the addition of digital signal processing and communications capability to such devices and systems, as well as software applications, such as voice recognition, which will predictably utilize and potentially drive this increasing computational demand.
In systems that employ such processors, it is not unusual for the battery voltage to tend to be higher than a particular voltage level employed for successful operation and, therefore, voltages provided by the battery are often stepped down, such as via a voltage regulator. Another reason a higher voltage may be provided is that modern high frequency silicon fabrication processes for processors, such as microprocessors, tend to tolerate lower voltages than the processes employed to fabricate other components. Therefore, typically the regulators provide multiple output levels of voltage for different components of the system. Furthermore, as the batteries wear out, typically the voltage output level drifts downward and, therefore, voltage regulators are also employed in this context to provide a substantially consistent operating voltage over the battery life. Recently, more complex regulators that provide the capability to switch between step down and step up operation have become available and may be useful in this environment. Such a regulator steps the battery voltage down when the battery is relatively new or recharged, and steps the voltage up when that voltage has degraded over time to a level which is insufficient to proper operation of the system, thereby extending the useful battery lifetime.
As is well known, power consumption is related to the voltage level of the voltage supply by the following equation: P=C(V
dd
)
2
F, where F is the operating frequency, C is the switched capacitance, and V
dd
is the power supply voltage. As this equation demonstrates, power may be significantly reduced by lowering the voltage level of the supply voltage. Unfortunately, the maximum performance obtainable for a given operating frequency F is also related to the supply voltage as follows: I
d(sat)
=&bgr;(V
dd
−V
t
)
&agr;
, where I
d(sat)
is the drain current at saturation, V
dd
is the drain-to-source voltage, and V
t
is the threshold voltage. &agr; is a process dependent parameter and is typically taken to be 2, but may be between one and two and &bgr; has its usual meaning, well known in the art, including the width and length parameters for an metal-oxide semiconductor (MOS) transistor. Consequently, because systems are designed to operate at a voltage level that meets their peak computational performance demands, they consume significant amounts of power which is not useful at times when the peak computational capability is not required. In such systems, power is typically saved by “clock gating.” In this approach, the sections of the device or system which are unused have the clocks that drive those sections turned “off.” This lowers the effective frequency of operation, resulting in a linear improvement, as indicated by the equation above, essentially by lowering the average frequency by including zero frequency time spans into the average. A need, therefore, exists for a technique that improves the reduction in power consumption for these low power devices, while still delivering sufficient computational performance to complete the tasks desired.
SUMMARY
Briefly, in accordance with one embodiment of the invention, a system includes: a processor, a voltage regulator, and a memory. The voltage regulator is coupled to the processor to adjust the operating voltage of the processor. The memory is coupled to the processor by a memory bus. The memory has stored on it processor instructions that, when executed by the processor, result in modification of the operating frequency of the processor and result in adjustment of the operating voltage of the processor, based, at least in part, on dynamic changes in the processing load of the processor.
REFERENCES:
patent: 5727208 (1998-03-01), Brown
patent: 5760636 (1998-06-01), Noble et al.
patent: 5774704 (1998-06-01), Williams
patent: 5812860 (1998-09-01), Horden et al.
patent: 6141762 (2000-10-01), Nicol et al.
patent: 6425086 (2002-07-01), Clark et al.
Adelmeyer Tom J.
Clark Lawrence T.
Heeb Jay
McDaniel Bart
Auve Glenn A.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
LandOfFree
Method and apparatus for dynamic power control of a low... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for dynamic power control of a low..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for dynamic power control of a low... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3161321