Method and apparatus for dynamic DLL powerdown and memory...

Details Method and apparatus for dynamic DLL powerdown and memory... Method and apparatus for dynamic DLL powerdown and memory...

2008-03-11

2008-03-11

Lee, Thomas (Department: 2115)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

C713S300000, C713S330000, C711S001000, C711S100000, C711S106000

Reexamination Certificate

active

07343502

ABSTRACT:
Embodiments of the present invention provide a method and apparatus for conserving power in an electronic device. In particular, embodiments of the present invention dynamically place the memory in self-refresh and chipset clock circuits in power down mode while keeping the isochronous streams (such as display) updated and servicing bus master cycles in a power savings mode.

REFERENCES:
patent: 4485440 (1984-11-01), Duff et al.
patent: 5021679 (1991-06-01), Fairbanks et al.
patent: 5072376 (1991-12-01), Ellsworth
patent: 5153535 (1992-10-01), Fairbanks et al.
patent: 5307003 (1994-04-01), Fairbanks et al.
patent: 5349688 (1994-09-01), Nguyen
patent: 5404543 (1995-04-01), Faucher et al.
patent: 5513358 (1996-04-01), Lundberg et al.
patent: 5564015 (1996-10-01), Bunnell
patent: 5623647 (1997-04-01), Maitra
patent: 5625806 (1997-04-01), Kromer
patent: 5627412 (1997-05-01), Beard
patent: 5710929 (1998-01-01), Fung
patent: 5719800 (1998-02-01), Mittal et al.
patent: 5745375 (1998-04-01), Reinhardt et al.
patent: 5752011 (1998-05-01), Thomas et al.
patent: 5787294 (1998-07-01), Evoy
patent: 5813022 (1998-09-01), Ramsey et al.
patent: 5815693 (1998-09-01), McDermott et al.
patent: 5825674 (1998-10-01), Jackson
patent: 5963023 (1999-10-01), Herrell et al.
patent: 5974557 (1999-10-01), Thomas et al.
patent: 5982814 (1999-11-01), Yeh et al.
patent: 6006336 (1999-12-01), Watts et al.
patent: 6105142 (2000-08-01), Goff et al.
patent: 6108226 (2000-08-01), Ghosh et al.
patent: 6118306 (2000-09-01), Orton et al.
patent: 6128747 (2000-10-01), Thoulon
patent: 6141765 (2000-10-01), Sherman
patent: 6192479 (2001-02-01), Ko
patent: 6212644 (2001-04-01), Shimoda et al.
patent: 6216235 (2001-04-01), Thomas et al.
patent: 6272642 (2001-08-01), Pole, II et al.
patent: 6298105 (2001-10-01), Dai et al.
patent: 6347379 (2002-02-01), Dai et al.
patent: 6351150 (2002-02-01), Krishnamurthy et al.
patent: 6470456 (2002-10-01), Chung-Chih
patent: 6487668 (2002-11-01), Thomas et al.
patent: 6519706 (2003-02-01), Ogoro
patent: 6535798 (2003-03-01), Bhatia et al.
patent: 6557108 (2003-04-01), Moore et al.
patent: 6574739 (2003-06-01), Kung et al.
patent: 6633987 (2003-10-01), Jain et al.
patent: 6738675 (2004-05-01), Dai
patent: 6820209 (2004-11-01), Culbert et al.
patent: 6829713 (2004-12-01), Cooper et al.
patent: 6941480 (2005-09-01), Dai
patent: 2001/0029566 (2001-10-01), Shin
patent: 2003/0115428 (2003-06-01), Zaccarin et al.
patent: 2003/0210247 (2003-11-01), Cui et al.
patent: 2004/0139359 (2004-07-01), Samson et al.
patent: 2005/0022038 (2005-01-01), Kaushik et al.
patent: 0 978 781 (2000-02-01), None
patent: 1 115 051 (2001-07-01), None
patent: 1 369 767 (2003-10-01), None
patent: 1 369 767 (2003-12-01), None
PCT International Search Report (dated Dec. 7, 2005) International Application No. PCT/US2005/02475—International Filing Date Jul. 8, 2005) P16554PT (14 pages).
Hamilton, Anthony, U.S. Appl. No. 09/677,261 filed Sep. 30, 2000.
Intel Corporation, “IA-32 Processors and Related Products Databook”; Chapter 1; pp. 1-11-1-20; Mar. 1999.
Intel Corporation, “IA-32 Processors and Related Products Databook”; Appendix A; pp. 1-53-1-69; Mar. 1999.
Intel Corporation, “IA-32 Processors and Related Products Databook”; Chapter 7; pp. 7-161-7-224; Mar. 1999.
Intel Corporation, “Intel Architecture Software Developer's Manual; vol. 1: Basic Architecture”; Chapter 2; pp. 2-1-2-14; 1999.
Intel Corporation, “Mobile Intel® Pentium® 4 Processors—M: Enhanced Intel SpeedStep® Technology”; 3 pages; Dec. 9, 2003.
Intel Corporation, “Mobile Intel® Pentium® III Processors—M: Intel SpeedStep® Technology”; 3 pages; Dec. 9, 2003.
Intel Corporation, “Mobile Intel® Pentium® 4 Processor—M: Datasheet”; 97 pages; Jun. 2003.
Youngsoo Shin et al., “Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems,” Proceedings of the 36thDesign Automation Conference, pp. 134-139, Jun. 21, 1999.

Affiliated with

Also associated with

Rating

Method and apparatus for dynamic DLL powerdown and memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for dynamic DLL powerdown and memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for dynamic DLL powerdown and memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2794101