Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-08-08
1999-05-04
An, Meng-Ai T.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
39575005, 395560, 711118, G06F 132
Patent
active
059013222
ABSTRACT:
A method and apparatus are provided for controlling clocks for a processor and L2 cache. The clock signal to an L2 cache may be shut down in order to conserve power. Due to the nature of CMOS circuitry typically comprising the SRAM in an L2 cache, shutting down the clock signal to the L2 cache may significantly reduce the amount of power consumed by the L2 cache. A clock control circuitry may be provided to generate and control clock signals to a processor (e.g., Pentium.RTM. processor) and an L2 cache. Controllable clock skew adjustment may be provided to adjust relative timing between clock signals. Skew adjustment for the L2 cache clock may be provided with an AND gate for interrupting the clock signal. The AND gate may be controlled by one of a number of signals indicating status of the L2 cache. Address strobe, L2 idle, or pipelining conditions may determine whether the clock signal to the L2 cache may be interrupted. The use of combinational logic circuitry allows for seamless shutdown and restarting of the L2 cache clock signal. The present invention has particular application to a system where interface circuits may be used to interface a Pentium.RTM. processor to a VL bus.
REFERENCES:
patent: 4737666 (1988-04-01), Umeda et al.
patent: 5029126 (1991-07-01), Yamaguchi
patent: 5070257 (1991-12-01), Farwell
patent: 5126975 (1992-06-01), Handy et al.
patent: 5218704 (1993-06-01), Watts et al.
patent: 5254888 (1993-10-01), Lee et al.
patent: 5313108 (1994-05-01), Lee et al.
patent: 5392437 (1995-02-01), Matter et al.
patent: 5416739 (1995-05-01), Wong
patent: 5420808 (1995-05-01), Alexander et al.
patent: 5440751 (1995-08-01), Santeler et al.
patent: 5452401 (1995-09-01), Lin
patent: 5457790 (1995-10-01), Iwamura et al.
patent: 5524220 (1996-06-01), Verma et al.
patent: 5544121 (1996-08-01), Dosaka et al.
patent: 5553276 (1996-09-01), Dean
patent: 5557781 (1996-09-01), Stones et al.
patent: 5632038 (1997-05-01), Fuller
patent: 5666537 (1997-09-01), Debnath et al.
Davis Ian E.
Herbst Joseph E.
An Meng-Ai T.
Lefkowitz Sumati
National Semiconductor Corporation
LandOfFree
Method and apparatus for dynamic control of clocks in a multiple does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for dynamic control of clocks in a multiple, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for dynamic control of clocks in a multiple will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1877084