Method and apparatus for dual queue head processing of...

Details Method and apparatus for dual queue head processing of... Method and apparatus for dual queue head processing of...

2006-04-11

2006-04-11

Perveen, Rehana (Department: 2112)

Electrical computers and digital data processing systems: input/

Interrupt processing

Interrupt queuing

C707S793000

Reexamination Certificate

active

07028124

ABSTRACT:
A method and apparatus for generating, initializing, and scheduling of two interrupt queue heads to represent a single endpoint are described. In an embodiment, a method includes generating primary and secondary interrupt queue heads to represent a single interrupt endpoint. The method further includes initializing the primary and secondary interrupt queue heads. The method also includes scheduling the primary and secondary queue heads in immediately subsequent frames.

REFERENCES:
patent: 4785394 (1988-11-01), Fischer
patent: 4792495 (1988-12-01), Taniguchi et al.
patent: 4819229 (1989-04-01), Pritty et al.
patent: 5291614 (1994-03-01), Baker et al.
patent: 5533204 (1996-07-01), Tipley
patent: 5553310 (1996-09-01), Taylor et al.
patent: 5564114 (1996-10-01), Popat et al.
patent: 5594882 (1997-01-01), Bell
patent: 5617418 (1997-04-01), Shirani et al.
patent: 5621897 (1997-04-01), Boury et al.
patent: 5630174 (1997-05-01), Stone, III et al.
patent: 5694555 (1997-12-01), Morriss et al.
patent: 5708794 (1998-01-01), Parks et al.
patent: 5732244 (1998-03-01), Gujral
patent: 5742847 (1998-04-01), Knoll et al.
patent: 5784581 (1998-07-01), Hannah
patent: 5819111 (1998-10-01), Davies et al.
patent: 5832492 (1998-11-01), Wooten
patent: 5838991 (1998-11-01), Shipman
patent: 5870567 (1999-02-01), Hausauer et al.
patent: 5881255 (1999-03-01), Kondo et al.
patent: 5890015 (1999-03-01), Garney et al.
patent: 5915087 (1999-06-01), Hammond et al.
patent: 5933611 (1999-08-01), Shakkarwar
patent: 5936967 (1999-08-01), Baldwin et al.
patent: 5978878 (1999-11-01), Lange
patent: 6012115 (2000-01-01), Chambers et al.
patent: 6034950 (2000-03-01), Sauer et al.
patent: 6046762 (2000-04-01), Sonesh et al.
patent: 6067591 (2000-05-01), Howard et al.
patent: 6069872 (2000-05-01), Bonomi et al.
patent: 6098134 (2000-08-01), Michels et al.
patent: 6098137 (2000-08-01), Goodrum et al.
patent: 6104708 (2000-08-01), Bergamo
patent: 6108739 (2000-08-01), James et al.
patent: 6145039 (2000-11-01), Ajanovic et al.
patent: 6205501 (2001-03-01), Brief et al.
patent: 6219736 (2001-04-01), Klingman
patent: 6243778 (2001-06-01), Fung et al.
patent: 6266731 (2001-07-01), Riley et al.
patent: 6272499 (2001-08-01), Wooten
patent: 6308215 (2001-10-01), Kolbet et al.
patent: 6353866 (2002-03-01), Fensore et al.
patent: 6366590 (2002-04-01), Hu
patent: 6389029 (2002-05-01), McAlear
patent: 6483839 (2002-11-01), Gemar et al.
patent: 6505263 (2003-01-01), Larson et al.
patent: 6515965 (2003-02-01), Hou et al.
patent: 6587053 (2003-07-01), Lee
patent: 6600739 (2003-07-01), Evans et al.
patent: 6678761 (2004-01-01), Garney et al.
patent: 6701399 (2004-03-01), Brown
patent: 6771664 (2004-08-01), Garney et al.
patent: 6792495 (2004-09-01), Garney et al.
patent: 6813251 (2004-11-01), Garney et al.
patent: 6889265 (2005-05-01), Garney et al.
patent: 2003/0005182 (2003-01-01), Leete et al.
patent: 2004/0008684 (2004-01-01), Garney et al.
patent: 2004/0268010 (2004-12-01), Garney et al.
patent: 09044443 (1997-02-01), None
patent: WO 00 49507 (2000-08-01), None
patent: WO 01 08018 (2001-02-01), None
Intel Corporation, “Enhanced Host Controller Interface Specification for Universal Serial Bus”, Revision: 0.95, Nov. 10, 2000.
Enhanced Host Controller Interface Specification for Universal Serial Bus dated May 30, 2001, Revision 0.96 rc2, cover pages -iv and pp. 142.
IEEE Standard for a High Performance Serial Bus; IEEE Std 1394-1995; Aug. 30, 1996; cover pages, pp. 19-47.
U.S. Appl. No. 09/361,677, entitled “Transaction Scheduling for a Bus System” by John I. Garney, et al., filed Jul. 27, 1999 ( 44 pages of spec).
U.S. Appl. No. 09/362,991, entitled “Split Transaction Ptorocol for a Bus System” by John I. Garney, et al., filed Jul. 27, 1999 (35 pages of spec).
U.S. Appl. No. 09/461,625, entitled “Tracking Transaction Status for a Bus System Providing Legacy Bus Compatibility” by John I. Garney, et al., filed Dec. 14, 1999 (44 pages of spec).
U.S. Appl. No. 09/473,914, entitled “Transaction Scheduling for a Bus System in a Multiple Speed Environment” by John I. Garney, et al., filed Dec. 28, 1999 (48 pages of spec).
Search Report for PCT/US 02/01556 mailed Aug. 29, 2002, 1 page.
PCI Special Interest Group, “PCI-to-PCI Bridge Architecture Specification, ” PCISIG, Rev. 1.1, (Dec. 18, 1998), pp. 11-13 and 19-30.

Affiliated with

Also associated with

Rating

Method and apparatus for dual queue head processing of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for dual queue head processing of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for dual queue head processing of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3582934