Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Scoreboarding – reservation station – or aliasing
Reexamination Certificate
1999-06-16
2002-10-22
Ellis, Richard L. (Department: 2651)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Scoreboarding, reservation station, or aliasing
C712S207000, C712S230000, C711S137000, C711S203000, C711S213000
Reexamination Certificate
active
06470444
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the field of computer processor architecture. In particular the present invention discloses a method and apparatus for improving memory operation efficiency by dividing memory write operations into a prefetch stage and store stage.
BACKGROUND OF THE INVENTION
Computer processor designers continually attempt to improve the performance of computer processors. To improve processor performance, many novel processor design approaches have been created such as pipeline execution, register renaming, out-of-order instruction execution, and branch prediction with speculative execution of instructions fetched after a predicted branch. However, the speed of computer memories has not increased proportionally with the speed increases of computer processors. To alleviate any speed bottleneck that may be caused by the relatively slow main memory, most processors use a local high-speed cache memory.
The speed of computer processors now often stretches the limitations of high-speed cache memories. In order to most efficiently utilize a local high-speed cache memory system, a processor must be carefully integrated the cache memory system using read buffers and write buffers. The read buffers and write buffers provide a conduit between processor execution units and the memory subsystems. If the design of the read buffers, write buffers, and the associated control logic is optimized then the computer processor will not be slowed down by the memory system. It would therefore be desirable to have an improved memory interface within a computer processor.
SUMMARY OF THE INVENTION
A method of performing memory write operations in a computer processor is disclosed. The method issues a pre-fetch operation that loads a needed cache line into a cache memory. Then, a subsequent store operation is issued. The subsequent store operation stores a data value into the cache line that was pre-fetched into the cache memory.
Other objects, features, and advantages of present invention will be apparent from the accompanying drawings and from the following detailed description that follows below.
REFERENCES:
patent: 5170476 (1992-12-01), Laakso et al.
patent: 5615386 (1997-03-01), Amerson et al.
patent: 5778423 (1998-07-01), Sites et al.
patent: 5845101 (1998-12-01), Johnson et al.
patent: 5931945 (1999-08-01), Yung et al.
patent: 5944815 (1999-08-01), Witt
Stephen W. Melvin, et al., “Hardware Support for Large Atomic Units in Dynamically Scheduled Machines”, Computer Science Division, University of California, Berkeley, 1998 IEEE, pp. 60-63.
Mark Smotherman, et al., “Improving CISC Instruction Decoding Performance Using a Fill Unit”, Department. of Computer Science, Clemson University, Clemson SC, 1995 IEEE, pp. 219-229.
Blakely , Sokoloff, Taylor & Zafman LLP
Ellis Richard L.
Patel Gautam R.
LandOfFree
Method and apparatus for dividing a store operation into... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for dividing a store operation into..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for dividing a store operation into... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2990010