Electrical computers and digital data processing systems: input/ – Input/output data processing – Direct memory accessing
Reexamination Certificate
2005-03-29
2005-03-29
Fleming, Fritz (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Direct memory accessing
C710S022000, C710S023000
Reexamination Certificate
active
06874039
ABSTRACT:
A distributed direct memory access (DMA) method, apparatus, and system is provided within a system on chip (SOC). DMA controller units are distributed to various functional modules desiring direct memory access. The functional modules interface to a systems bus over which the direct memory access occurs. A global buffer memory, to which the direct memory access is desired, is coupled to the system bus. Bus arbitrators are utilized to arbitrate which functional modules have access to the system bus to perform the direct memory access. Once a functional module is selected by the bus arbitrator to have access to the system bus, it can establish a DMA routine with the global buffer memory.
REFERENCES:
patent: 4099236 (1978-07-01), Goodman et al.
patent: 4490785 (1984-12-01), Strecker et al.
patent: 4507732 (1985-03-01), Catiller et al.
patent: 4701841 (1987-10-01), Goodrich et al.
patent: 4779190 (1988-10-01), O'Dell et al.
patent: 4782439 (1988-11-01), Borkar et al.
patent: 4853846 (1989-08-01), Johnson et al.
patent: 4982321 (1991-01-01), Pantry et al.
patent: 5109517 (1992-04-01), Houda et al.
patent: 5175826 (1992-12-01), Begun et al.
patent: 5359717 (1994-10-01), Bowles et al.
patent: 5414820 (1995-05-01), McFarland et al.
patent: 5506973 (1996-04-01), Okazawa et al.
patent: 5619729 (1997-04-01), Bland et al.
patent: 5644784 (1997-07-01), Peek
patent: 5664197 (1997-09-01), Kardach et al.
patent: 5708849 (1998-01-01), Coke et al.
patent: 5729762 (1998-03-01), Kardach et al.
patent: 5749092 (1998-05-01), Heeb et al.
patent: 5751270 (1998-05-01), Rhodes et al.
patent: 5761532 (1998-06-01), Yarch et al.
patent: 5794070 (1998-08-01), Rabe et al.
patent: 5802269 (1998-09-01), Poisner et al.
patent: 5805842 (1998-09-01), Nagaraj et al.
patent: 5828903 (1998-10-01), Sethuram et al.
patent: 5862387 (1999-01-01), Songer et al.
patent: 5870628 (1999-02-01), Chen et al.
patent: 5875351 (1999-02-01), Riley
patent: 5890012 (1999-03-01), Poisner
patent: 5894560 (1999-04-01), Carmichael et al.
patent: 5898694 (1999-04-01), Ilyadis et al.
patent: 6003122 (1999-12-01), Yarch et al.
patent: 6081851 (2000-06-01), Futral et al.
patent: 6108743 (2000-08-01), Debs et al.
patent: 6122679 (2000-09-01), Wunderlich
patent: 6151654 (2000-11-01), Poisner et al.
patent: 6157970 (2000-12-01), Gafken et al.
patent: 6182165 (2001-01-01), Spilo
patent: 6192428 (2001-02-01), Abramson et al.
patent: 6219583 (2001-04-01), Kinoshita et al.
patent: 6260081 (2001-07-01), Magro et al.
patent: 6275242 (2001-08-01), Shah et al.
patent: 6317799 (2001-11-01), Futral et al.
patent: 6385671 (2002-05-01), Hunsaker et al.
patent: 6430628 (2002-08-01), Connor
patent: 6449259 (2002-09-01), Allain et al.
patent: 6622183 (2003-09-01), Holm
patent: 2 195 038 (1988-03-01), None
patent: WO 0129656 (2001-04-01), None
patent: WO 0148976 (2001-07-01), None
Joseph D. Greenfield; Practical Digital Design Using IC's, pp. 546-553; John Wiley & Sons, 1977.
John P. Hayes; Computer Architecture and Organization, pp. 418-447; McGraw-Hill Book Company, 1978.
M. Morris Mano; Digital Logic and Computer Design, pp. 547-552; Prentice-Hall, Englewood Cliffs, NJ, 1979.
John Mick & James Brick; Bit-Slice Microprocessor Design, Chapter VII, pp. 239-256, McGraw-Hill Book Company, 1980.
Jean-Loup Baer; Computer Systems Architecture; pp. 386-401; Computer Science Press, Inc., Rockville, Maryland; 1980.
Encyclopedia of Computer Science and Engineering, 2nd Edition, pp. 285-288; Van Nostrand Reinhold Company, Inc., 1983.
David A. Patterson & John L. Hennessy; Computer Architecture A Quantitative Approach, pp. 533-538, Morgan Kaufmann Pub Inc., San Mateo, CA 1990.
Richard C. Dorf; The Electrical Engineering Handbook, pp. 1804-1807 & 1868-1869; CRC Press, Boca Raton, FL, 1993.
Ganapathy Kumar
Kanapathippillai Ruban
Moussa George
Philhower, III Earle F.
Shah Ruchir
Blakely , Sokoloff, Taylor & Zafman LLP
Fleming Fritz
Intel Corporation
Schneider Joshua D
LandOfFree
Method and apparatus for distributed direct memory access... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for distributed direct memory access..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for distributed direct memory access... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3425105