Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-02-28
2006-02-28
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07007253
ABSTRACT:
A circuit on an integrated circuit is made from a design that is verified using a design tool. The design tool takes a model of the circuit and generates equations with respect to nodes on the circuit. The time consuming task of completely determining the voltage at each node is performed for a predetermined input. To determine the node voltages for other signals, the first order transfer function of the equations is taken and then calculated for the predetermined input. A first order estimate of the node voltages is achieved using this first order transfer function and the node voltages determined from the predetermined input. A second order estimate is achieved using the first order transfer function and the first order estimate. A third order estimate is achieved using the first order transfer function and the second order estimate. The circuit design is verified for manufacturabiltity then manufactured.
REFERENCES:
patent: 3705409 (1972-12-01), Brayton et al.
patent: 6031986 (2000-02-01), Milsom
patent: 6154716 (2000-11-01), Lee
patent: 6166599 (2000-12-01), Aparin et al.
patent: 6253359 (2001-06-01), Cano et al.
patent: 6349272 (2002-02-01), Phillips
patent: 6530065 (2003-03-01), McDonald et al.
patent: 6536026 (2003-03-01), Gullapalli
Moradi et al. “An analytical method for noise analysis of a dual gate fet mixer”, 2nd International Conference on Microwave Technology, 2000, IEEE, pp. 92-95.
Sansen, Willy; “Distortion in Elementary Transistor Circuits”; IEEE Transactions of Circuits and Systems-II: Analog and Digital Signal Processing; Mar., 1999; pp 315-325; vol. 46, No. 3, IEEE.
Feng, Dan et al.; “Efficient Computation of Quasi-periodic Circuit Operating Conditions Via a Mixed Frequency/Time Approach”; Proceeding of the 36thDesign Automation Conference; Jun. 21-25, 1999; p 635-640; IEEE.
Chen, Jess et al.' “Simulation and Modeling of Intermodulation Distortion in Communication Circuits”; Proceedings of IEEE 1999 Custom Integrated Circuits Conference; May 16-19, 1999; pp 5-8; IEEE.
Narayanan, S.; “Transistor Distortion Analysis Using Volterra Series Representation”; Bell System Technical Journal; May-Jun., 1997; Bell Systems.
Maas, Stephen A.; “Nonlinear Microwave Circuits”; 1997, pp 155-207; ISBN 0-7803-3403-5; IEEE Press.
Chisholm, Stephen H. et al.; “Efficient Computer Simulation of Distortion in Electronic Circuits”; IEEE Transaction on Circuit Theory; Nov., 1973; pp742-745; IEEE.
Gourary Mark M.
Gullapalli Kiran K.
Rusakov Sergei G.
Ulyanov Sergei L.
Zharov Mikhail M.
Chiu Joanna G.
Clingan, Jr. James L.
Freescale Semiconductor Inc.
Levin Naum
Smith Matthew
LandOfFree
Method and apparatus for distortion analysis in nonlinear... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for distortion analysis in nonlinear..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for distortion analysis in nonlinear... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3676226