Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2005-12-06
2005-12-06
Le, Dieu-Minh (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S056000
Reexamination Certificate
active
06973594
ABSTRACT:
One embodiment of a system for disabling a computer bus upon detection of a power fault includes a bus bridge device coupled to a bus and a power regulator that delivers power to the bus. If the power regulator detects a power fault, then the power regulator asserts a fault signal to the bus bridge device. The power regulator also removes power from the bus. The bus bridge device disconnects an internal logic unit from the bus in response to the assertion of the fault signal. The bus bridge device, in further response to the assertion of the fault signal, alerts the system of the power fault by asserting an interrupt signal.
REFERENCES:
patent: 4607309 (1986-08-01), Bishop
patent: 4639817 (1987-01-01), Cooper et al.
patent: 4931742 (1990-06-01), Karash et al.
patent: 5367697 (1994-11-01), Barlow et al.
patent: 5875308 (1999-02-01), Egan et al.
patent: 6202115 (2001-03-01), Khosrowpour
patent: 6449729 (2002-09-01), Sanders et al.
patent: 6457082 (2002-09-01), Zhang et al.
patent: 6532546 (2003-03-01), Sanders et al.
LandOfFree
Method and apparatus for disabling a computer system bus... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for disabling a computer system bus..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for disabling a computer system bus... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3489775