Method and apparatus for direct conveyance of physical...

Details Method and apparatus for direct conveyance of physical... Method and apparatus for direct conveyance of physical...

2008-04-15

2008-04-15

McLean, Kimberly (Department: 2187)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

C711S206000, C711S207000, C711S203000

Reexamination Certificate

active

07360054

ABSTRACT:
A memory system and a set of user-level instructions that are callable from user-level code for converting virtual addresses to physical addresses and conveying the physical addresses to peripheral devices without requiring a system call. The system uses a translation look-aside buffer (TLB) implemented in a microprocessor. The contents of the TLB can be updated while processes are executing, allowing for virtual/physical addresses to be constantly updated and loaded into the buffer without requiring that the buffer be too large. Pages in use per transaction or user-level job are “pinned down” and pinned page counts per transaction or user-level job, as well as overall counts are maintained.

Affiliated with

Also associated with

Rating

Method and apparatus for direct conveyance of physical... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for direct conveyance of physical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for direct conveyance of physical... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2749280