Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Counting – scheduling – or event timing
Reexamination Certificate
2011-05-10
2011-05-10
Du, Thuan N (Department: 2116)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Counting, scheduling, or event timing
C713S600000, C377S044000, C377S107000
Reexamination Certificate
active
07941687
ABSTRACT:
A method and apparatus for digital I/O expander chip with multi-function timer cells have been disclosed. A series of match reload registers load a series of match registers which are driven by a master counter. The status of the match registers can be retrieved through ports. The master counter is reloaded on rollover by a count limit register. The master counter has increment/decrement control and the rollover can be used in an interrupt control block to generate an interrupt request.
REFERENCES:
patent: 5535379 (1996-07-01), Koura
patent: RE36063 (1999-01-01), Conner
patent: 6222900 (2001-04-01), Hara
patent: 7475269 (2009-01-01), Padwekar et al.
Dalrymple Monte J.
Hardy Steve J.
Rogers Norman L.
Wood Lynn S.
Digi International Inc.
Du Thuan N
Heimlich Law, PC
Heimlich, Esq. Alan
LandOfFree
Method and apparatus for digital I/O expander chip with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for digital I/O expander chip with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for digital I/O expander chip with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2699712