Method and apparatus for determining the write delay time of...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S105000, C713S401000

Reexamination Certificate

active

10761107

ABSTRACT:
A method and apparatus for determining the write delay time of a memory are provided. The apparatus includes a CPU, a memory, a north bridge chipset, a south bridge and a BIOS. The north bridge chipset, which is connected to the CPU and the memory, writes a pattern to the memory according to different write delay times. The BIOS reads the pattern stored in the memory, and checks the correctness of the read pattern to determine the common write delay time.

REFERENCES:
patent: 5047876 (1991-09-01), Genheimer et al.
patent: 6467043 (2002-10-01), LaBerge
patent: 6615345 (2003-09-01), LaBerge
patent: 6915226 (2005-07-01), Liou
patent: 385739 (1990-09-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for determining the write delay time of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for determining the write delay time of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for determining the write delay time of... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3742016

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.