Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-01-19
2009-12-08
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07631280
ABSTRACT:
In manufacturing a structured ASIC, after production of an intermediate product with a transistor layer or the transistor layer and a metal layer, the transistor speed of each intermediate product is measured and, using the speed and associated statistical data, a maximum transistor speed delay is estimated. Based on the estimate, the type of the structured ASIC is determined from among an existing list of LSI circuit types.
REFERENCES:
patent: 5740070 (1998-04-01), Nishimoto et al.
patent: 5751582 (1998-05-01), Saxena et al.
patent: 7484197 (2009-01-01), Allen et al.
patent: 2005/0120321 (2005-06-01), Auracher et al.
patent: 2006/0150129 (2006-07-01), Chiu et al.
patent: 2007/0256044 (2007-11-01), Coryer et al.
patent: 2007/0271539 (2007-11-01), Murray et al.
patent: 6-029391 (1994-02-01), None
Dimyan Magid Y
Fujitsu Limited
Staas & Halsey , LLP
Whitmore Stacy A
LandOfFree
Method and apparatus for determining LSI type, method and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for determining LSI type, method and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for determining LSI type, method and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4123331