Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
1997-07-16
2001-05-01
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06226778
ABSTRACT:
BACKGROUND OF THE INVENTION
(1) Field of the Invention
The present invention relates to a method and apparatus for determining placement coordinates of a circuit element (cell) at a time of design of an integrated circuit such as LSI, or a circuit on a printed wiring board.
(2) Description of the Related Art
In general, in order to design an integrated circuit such as LSI, a logic design is carried out depending upon a specification meeting functions of the LSI to be designed, and a packaging design is carried out depending upon a netlist obtained according to the logic design. In the packaging design, circuit elements (often referred to as cells) are placed depending upon the netlist, thereafter performing wiring among the placed circuit elements.
Moreover, the netlist has as information an input signal, an output signal, and interconnection of the circuit elements required for the signals, and is used for automatic placement or automatic wiring in the integrated circuit.
Further, in a conventional circuit element placement system, the netlist given by the logic design is directly used, and all unplaced circuit elements are concurrently handled and placed with consideration given to the entire circuit. Therefore, all the circuit elements become candidates for placement and movement at the same level.
However, in the above conventional circuit element placement system, all the unplaced circuit elements are concurrently handled so that an increase in circuit scale results in a reduction in processing speed and an increase in amount of memory. In addition, the concurrent handling of the entire circuit requires vast amounts of calculation in order to meet a delay constraint.
When a floor plan is manually executed, it is very difficult to predict whether or not the wiring can completely be performed, or predict whether or not the delay constraint can be met. Further, even in case of automatic schematic placement of the cells, a long processing time may be required depending upon an amount of handled data. It is thereby impossible to obtain a short turnaround time at a floor plan level.
Further, when an LSI chip to be designed is divided into a plurality of areas (blocks), and the circuit elements are placed, it is necessary to predict what placement is made in the respective blocks in order to determine points where the net passes across boundaries of the blocks. If the floor plan is manually executed, cell placement in the block is not made at the time. Thus, it is impossible to automatically find the points where the net passes across the boundaries of the blocks. In another system of finding the points where the net passes across the boundaries of the blocks after the schematic placement of the cells, a long time is required for the placement itself of the cells in case of a large circuit scale.
Further, since the given netlist is used in the original form in the prior art, the increase in circuit scale significantly extends an object to be considered, resulting in an extremely long processing time. Additionally, when various constraints are given, it is very hard to meet all the constraints because of the concurrent consideration of the entire circuit.
Besides, in the conventional system, all the cells become candidates for placement and movement at the same level so that, in many cases, the cells are placed without consideration to a configuration of the entire circuit. As a result, after automatic placement of the cells, there are caused problems in that, for example, a wiring length is excessively extended, and the delay constraint cannot be met.
SUMMARY OF THE INVENTION
In view of the foregoing problems, it is an object of the present invention to provide a circuit element placement method and apparatus in which circuit elements can surely be placed in short time even if a circuit scale is increased.
According to the present invention, for achieving the above-mentioned objects, there is provided a circuit element placement method for placing many circuit elements in a predetermined area according to positions of I/O pins when a circuit is designed. Further, the method sequentially executes the first step of determining placement coordinates of sequential circuit elements among circuit elements to be placed, and the second step of determining placement coordinates of circuit elements other than the sequential circuit elements with consideration given to the placement coordinates of the sequential circuit elements, determined in the first step.
Further, according to the present invention, there is provided a circuit element placement apparatus for placing many circuit elements in a predetermined area depending upon positions of I/O pins when a circuit is designed, and the apparatus includes a first placement determining unit to determine placement coordinates of sequential circuit elements among circuit elements to be placed, and a second placement determining unit to determine placement coordinates of circuit elements other than the sequential circuit elements with consideration given to the placement coordinates of the sequential circuit elements, determined by the first placement determining unit.
Thus, according to the circuit element placement method and apparatus of the present invention, the sequential circuit elements are placed at the first stage, and the remaining circuit elements are placed at the second stage. It is thereby possible to reduce a circuit scale to be handled at the time of circuit design, and limit a placement processing object. As a result, it is possible to provide a high quality placement result at high speed with respect to a large scale circuit which is difficult to handle and requires a long processing time in a conventional system.
Further objects, features and advantages of the present invention will become apparent from the following detailed description when read in conjunction with the accompanying drawings in which like parts or elements are denoted by like reference characters.
REFERENCES:
patent: 4236301 (1980-12-01), Hug et al.
patent: 4706187 (1987-11-01), Arai et al.
patent: 4914808 (1990-04-01), Okumura et al.
patent: 5224325 (1993-07-01), Takahashi et al.
patent: 5644498 (1997-07-01), Joly et al.
patent: 5946477 (1999-08-01), Ito
patent: 5999716 (1999-12-01), Toyonaga
patent: 5-128207 (1993-05-01), None
Konno Tadashi
Maruyama Terunobu
Ohsawa Keiko
Armstrong, Westerman Hattori, McLeland & Naughton
Fujitsu Limited
Siek Vuthe
Smith Matthew
LandOfFree
Method and apparatus for determining locations of circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for determining locations of circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for determining locations of circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2455059