Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-05-03
2005-05-03
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
06889369
ABSTRACT:
A method for determining critical timing path sensitivities of macros in a semiconductor device includes configuring a timing parameter of a particular macro in the semiconductor device; determining a first maximum operating frequency of the semiconductor device configured in accordance with the timing parameter; changing the timing parameter of the particular macro; determining a second maximum operating frequency of the semiconductor device configured in accordance with the changed timing parameter; and determining a contribution of the selected macro to a critical timing path of the semiconductor device based on the first and second maximum operating frequencies. A system for testing a semiconductor device having a plurality of macros includes a tester and a controller. The tester is adapted to configure a timing parameter of a particular macro in the semiconductor device, determine a first maximum operating frequency of the semiconductor device configured in accordance with the timing parameter, change the timing parameter of the particular macro, and determine a second maximum operating frequency of the semiconductor device configured in accordance with the changed timing parameter. The controller is adapted to receive the first and second maximum operating frequencies and determine a contribution of the selected macro to a critical timing path of the semiconductor device based on the first and second maximum operating frequencies.
REFERENCES:
patent: 5608645 (1997-03-01), Spyrou
patent: 5774367 (1998-06-01), Reyes et al.
patent: 5821786 (1998-10-01), Nozuyama et al.
patent: 5923564 (1999-07-01), Jones, Jr.
patent: 5964884 (1999-10-01), Partovi et al.
patent: 6071003 (2000-06-01), Ashuri et al.
patent: 6327686 (2001-12-01), Grundmann et al.
patent: 6383822 (2002-05-01), Sprayberry et al.
patent: 20030188271 (2003-10-01), Zhuang et al.
Clifton Terence M.
O'Connell, II Patrick F.
Petersen Spencer A.
Dimyan Magid Y
Garbowski Leigh M.
LandOfFree
Method and apparatus for determining critical timing path... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for determining critical timing path..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for determining critical timing path... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3422525