Method and apparatus for determining chip arrangement...

Details Method and apparatus for determining chip arrangement... Method and apparatus for determining chip arrangement...

2005-04-12

2008-03-18

Lin, Sun James (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07346886

ABSTRACT:
In determining a relative position between a chip lattice including rectangular cells, each of which has a size of a chip to be formed on a substrate and an effective area on the substrate, one representative cell in the chip lattice is divided into a plurality of partial areas in accordance with an existing area, of a representative point of the effective area, in which chip sets trimmed from the chip lattice with the effective area are identical. A partial area corresponding to a chip set including a maximum number of chips is specified from the plurality of partial areas, and the representative point is set in the specified partial area.

REFERENCES:
patent: 6314548 (2001-11-01), Suzuki
patent: 63-250811 (1988-10-01), None
patent: 7-211622 (1995-08-01), None
patent: 11-274053 (1999-10-01), None
patent: 2000-195824 (2000-07-01), None
patent: 2003-257843 (2003-09-01), None

Affiliated with

Also associated with

No associations

Rating

Method and apparatus for determining chip arrangement... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for determining chip arrangement..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for determining chip arrangement... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3979632