Electrical computers and digital processing systems: processing – Instruction issuing
Reexamination Certificate
2006-08-15
2006-08-15
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Instruction issuing
Reexamination Certificate
active
07093105
ABSTRACT:
A method and apparatus to allow program steps in an issue queue to be sent to the execution queue in a non program order provides reduced stall by allowing out of program order steps to be executed as needed resources become available. The method uses a modulus operation to preassign locations in the execution queues, and keep the entries in proper program order. The method employs an additional bit to represent the modules result (value) and may also utilize a load store number mapping memory to increase execution speed. With such an arrangement a computer system may decrease the lost performance due to waiting for required resource (i.e., memory or bus) availability for the current instruction, by issuing instructions for which the memory or bus resource is available even though the instruction is not the next one in the original program order. Thus the present invention allows memory reference instructions to issue as resources are available.
REFERENCES:
patent: 4229790 (1980-10-01), Gilliland et al.
patent: 4847755 (1989-07-01), Morrison et al.
patent: 5155843 (1992-10-01), Stamm et al.
patent: 5627983 (1997-05-01), Popescu et al.
patent: 5655096 (1997-08-01), Branigin
patent: 5751985 (1998-05-01), Shen et al.
patent: 5822559 (1998-10-01), Narayan et al.
patent: 5870578 (1999-02-01), Mahalingaiah et al.
patent: 5872946 (1999-02-01), Narayan et al.
patent: 6112019 (2000-08-01), Chamdani et al.
patent: 6115807 (2000-09-01), Grochowski
patent: 6148394 (2000-11-01), Tung et al.
patent: 6182210 (2001-01-01), Akkary et al.
patent: 6542987 (2003-04-01), Fischer et al.
Popescu, V.; Schultz, M., Spracklen, J.; Gibson, G.; Lightner, B.; Isaman, D. IEEE Micro, vol. 11 Issue: Jun. 3, 1991. pp. 10-13, 63-73.
Keller, J., “The 21264: A Superscalar Alpha Processor with Out-of-Order Execution,” Paper present at the Microprocessor Forum on Oct. 22-23, 1996.
Gieseke, Bruce A. et al., Digital Semiconducto, Digital Equipment Corporation, “A 600MHz Superscalar RISC Microprocessor with Out-Of-Order Execution,” ISSCC97/Session 10/High-Performance Microprocessors/Paper FA 10.7, IEEE International Solid-State Circuits Conference, 176-177, 451, (1997).
Farrell, J.A. and Fischer, T.C., “Issue Logic for a 600-MHz Out-of-Order Execution Microprocessor,” J. Solid-State Circuits 33(5):707-712 (1998).
Scott, A.P., et al., “Four-Way Superscalar PA-RISC Processors,” J. Hewlett-Packard 1:1-9 (Aug. 1997).
Gwennap, Linley, “Digital 21264 Sets New Standard,” Microdesign Resources, Microdesign Report (Oct. 28, 1996).
A Tour of the P6 Microarchitecture [online], [retrieved on Mar. 10, 1999]. Retrieved from the Internet < URL:http://eecad.sogang.ac.kr/AboutSite+ Others/Others/intel/procs/p6/p6white/p6white.htm>.
A 56-Entry Instruction Reorder Buffer [online], [retriened on Mar. 10, 1999]. Retrieved from the the Internet URL:http://www.hp.com/ahp/framed/technology/micropro/micropro/pa-8000/docs/56entry.html>.
Fisher, T. and Leibholz, D., “Design Tradeoffs in Stall-Control Circuits for 600MHz Instruction Queues,” Paper presented at the IEEE International Solid-State Cicuits Conference (Feb. 1998).
Kessler, R.E, Compaq Computer Corporation, “The Alpha 21264 Microprocessor,” IEEE Micro 24-36 (Mar.-Apr. 1999).
Liebholz, Daniel and Razdan, Rahul, Digital Equipment Corporation, “The Alpha 21264: A 500 MHZ Out-of-Order Execution Microprocessor,” from Compcon Feb., 1997 Proceedings.
Popescu, V. et al., “The Metaflow Architecture,” IEEE Micro, vol. 11, Issue 3, Jun. 1991, pp. 10-13, 63-73.
Keller James
Meyer Derrick R.
Webb, Jr. David Arthur James
Chan Eddie
Huisman David J.
LandOfFree
Method and apparatus for determining availability of a queue... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for determining availability of a queue..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for determining availability of a queue... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3715023