Optics: measuring and testing – Inspection of flaws or impurities – Surface condition
Reexamination Certificate
2001-05-23
2003-10-28
Font, Frank G. (Department: 2877)
Optics: measuring and testing
Inspection of flaws or impurities
Surface condition
C356S237500, C356S394000, C250S559090
Reexamination Certificate
active
06639663
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to the field of semiconductor device manufacturing and, more particularly, to a method and apparatus for detecting processing faults using scatterometry measurements.
2. Description of the Related Art
There is a constant drive within the semiconductor industry to increase the quality, reliability and throughput of integrated circuit devices, e.g., microprocessors, memory devices, and the like. This drive is fueled by consumer demands for higher quality computers and electronic devices that operate more reliably. These demands have resulted in a continual improvement in the manufacture of semiconductor devices, e.g., transistors, as well as in the manufacture of integrated circuit devices incorporating such transistors. Additionally, reducing the defects in the manufacture of the components of a typical transistor also lowers the overall cost per transistor as well as the cost of integrated circuit devices incorporating such transistors.
The technologies underlying semiconductor processing tools have attracted increased attention over the last several years, resulting in substantial refinements. However, despite the advances made in this area, many of the processing tools that are currently commercially available suffer certain deficiencies. In particular, such tools often lack advanced process data monitoring capabilities, such as the ability to provide historical parametric data in a user-friendly format, as well as event logging, real-time graphical display of both current processing parameters and the processing parameters of the entire run, and remote, i.e., local site and worldwide, monitoring. These deficiencies can engender nonoptimal control of critical processing parameters, such as throughput, accuracy, stability and repeatability, processing temperatures, mechanical tool parameters, and the like. This variability manifests itself as within-run disparities, run-to-run disparities and tool-to-tool disparities that can propagate into deviations in product quality and performance, whereas an ideal monitoring and diagnostics system for such tools would provide a means of monitoring this variability, as well as providing means for optimizing control of critical parameters.
Semiconductor devices are manufactured from wafers of a substrate material. Layers of materials are added, removed, and/or treated during fabrication to create the electrical circuits that make up the device. The fabrication essentially comprises four basic operations. Although there are only four basic operations, they can be combined in hundreds of different ways, depending upon the particular fabrication process.
The four operations typically used in the manufacture of semiconductor devices are:
layering, or adding thin layers of various materials to a wafer from which a semiconductor device is produced;
patterning, or removing selected portions of added layers;
doping, or placing specific amounts of dopants in the wafer surface through openings in the added layers; and
heat treatment, or heating and cooling the materials to produce desired effects in the processed wafer.
Occasionally, during the fabrication process, one or more process steps are omitted on a production wafer. Such omissions may be due to an error in the fabrication facility automated work flow system (e.g., a database or control script error), a tool failure, or an operator error. If the omitted process steps occur early during the fabrication process, it is not uncommon for the faulty wafer to undergo many subsequent steps prior to the faulty fabrication being identified. Often such identification occurs much further down the processing line, such as during the performance of electrical tests on the devices formed on the wafer. As a result, many resources, such as materials, tool time, operator time, etc., are wasted until the faulty fabrication can be identified.
The present invention is directed to overcoming, or at least reducing the effects of, one or more of the problems set forth above.
SUMMARY OF THE INVENTION
One aspect of the present invention is seen in a method for characterizing a misprocessed wafer. The method includes providing a wafer having a grating structure; illuminating at least a portion of the grating structure; measuring light reflected from the grating structure to generate a reflection profile; and characterizing a misprocessed condition of the wafer based on the reflection profile.
Another aspect of the present invention is seen in a metrology tool adapted to receive a wafer having a grating structure. The metrology tool includes a light source, a detector, and a data processing unit. The light source is adapted to illuminate at least a portion of the grating structure. The detector is adapted to measure light reflected from the grating structure to generate a reflection profile. The data processing unit is adapted to characterize a misprocessed condition of the wafer based on the reflection profile.
REFERENCES:
patent: 5393624 (1995-02-01), Ushijima
patent: 5867276 (1999-02-01), McNeil et al.
patent: 5880838 (1999-03-01), Marx et al.
patent: 5886909 (1999-03-01), Milor et al.
patent: 6051348 (2000-04-01), Marinaro et al.
patent: 6067154 (2000-05-01), Hossain et al.
patent: 6067163 (2000-05-01), Guldi et al.
patent: 6192287 (2001-02-01), Solomon et al.
patent: 6222936 (2001-04-01), Phan et al.
patent: 6232134 (2001-05-01), Farber et al.
patent: 6245584 (2001-06-01), Marinaro et al.
patent: 6433878 (2002-08-01), Niu et al.
patent: 6451700 (2002-09-01), Stirton et al.
patent: 6458605 (2002-10-01), Sirton
patent: 6464563 (2002-10-01), Lensing
patent: 6479309 (2002-11-01), Wright
patent: 2002/0135781 (2002-09-01), Singh et al.
patent: 448 583 (1995-02-01), None
Bishop et al., “Use of Scatterometry for resist process control,”SPIE Integrated Circuit Metrology, Inspection and Process Control, 1673:441-452, 1992.
Hickman et al., “Use of diffracted light from latent images to improve lithography control,”SPIE Integrated Circuit Metrology, Inspection and Process Control, 1464:245-257, 1991.
McNeil et al., “Scatterometry applied to microelectronics processing—Part 1,”Solid State Technology, 37(3):29-56, 1993.
Miller and Mellicamp, “Development of an end-point detection procedure for the post-exposure bake process,”Integrated circuit metrology, inspection, and process control IX: Feb., 20-22, 1995, Santa Clara, California, SPIE Integrated Circuit Metrology, Inspection and Process Control, 2439:78-88, 1995.
Milner et al., “Latent image exposure monitor using scatterometry,”SPIE Integrated Circuit Metrology, Inspection and Process Control, 1673:274-283, 1992.
Prins et al., “Scatterometric sensor for PEB process control,”Metrology, inspection, and process control for microlithogtaphy, X: Mar., 11-13, 1996, Santa Clara, California, SPIE Integrated Circuit Metrology, Inspection and Process Control,2725:710-719, 1996.
Raymond et al., “Multiparameter process metrology using scatterometry,” In:Optical characterization techniques for high-performance microelectronic device manufacturing II, SPIE—The International Society for Optical Engineering, 2638:84-93, Austin, Texas, Oct. 25-26, 1995.
Raymond et al., “Scatterometric sensor for lithography,” In:Manufacturing process control for microelectronic devices and circuits, SPIE—The International Society for Optical Engineering, 2336:37-49, Austin, Texas, Oct. 20-21, 1994.
Sturtevant et al., “Post-exposure bake as a process-control parameter for chemically-amplified photoresist,”Metrology, inspection, and process control for microlithogtaphy, VII:2-4, Mar., 1993, Santa Jose, California, SPIE Integrated Circuit Metrology, Inspection and Process Control, vol. 1926, 1993.
Sturtevant et al., “Use of scatterometric latent image detector in closed loop feedback control of linewidth,”SPIE Integrated Circuit Metrology, Inspection and Process Control, 2196:352-359, 1994.
Markle Richard J.
Purdy Matthew A.
Advanced Micro Devices , Inc.
Font Frank G.
Nguyen Sang H.
Williams Morgan & Amerson P.C.
LandOfFree
Method and apparatus for detecting processing faults using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for detecting processing faults using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for detecting processing faults using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3134641