Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1997-09-18
2000-01-04
Wright, Norman Michael
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
714 51, G06F 1100
Patent
active
060121548
ABSTRACT:
A timer is periodically reset by a software agent executing on a processor. If the timer is not reset within a predetermined period of time, an interrupt is generated. An interrupt handler then periodically resets the timer, and if the timer is not reset within an additional predetermined period of time, the computer system is partially reset.
REFERENCES:
patent: 4410938 (1983-10-01), Higashiyama
patent: 4594685 (1986-06-01), Owens
patent: 4763296 (1988-08-01), Gerekci
patent: 4809280 (1989-02-01), Shonaka
patent: 4982404 (1991-01-01), Hartman
patent: 5398332 (1995-03-01), Komoda et al.
patent: 5408643 (1995-04-01), Katayose
patent: 5408645 (1995-04-01), Ikeda et al.
patent: 5513319 (1996-04-01), Finch et al.
patent: 5638510 (1997-06-01), Ishikawa
patent: 5761414 (1998-06-01), Akaishi et al.
patent: 5768620 (1998-06-01), Johnson et al.
patent: 5809229 (1998-09-01), Moci
Intel Corporation
Wells Calvin E.
Wright Norman Michael
LandOfFree
Method and apparatus for detecting and recovering from computer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for detecting and recovering from computer , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for detecting and recovering from computer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1081205