Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-03-27
2007-03-27
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
10194199
ABSTRACT:
A method for positioning components of a system onto a target device utilizing programmable logic devices (PLDs) is disclosed. A first location on the target device for a first logic region having a first component is determined. Determined properties of the first logic region are preserved. The first logic region is integrated with a second logic region having a second component in view of the determined properties.
REFERENCES:
patent: 4630219 (1986-12-01), DiGiacomo et al.
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5648913 (1997-07-01), Bennett
patent: 5659484 (1997-08-01), Bennett
patent: 5764534 (1998-06-01), Goetting
patent: 5847969 (1998-12-01), Miller et al.
patent: 6035106 (2000-03-01), Carruthers
patent: 6099583 (2000-08-01), Nag
patent: 6120549 (2000-09-01), Goslin
patent: 6298319 (2001-10-01), Heile
patent: 6367056 (2002-04-01), Lee
patent: 6457164 (2002-09-01), Hwang
patent: 6477863 (2002-11-01), Baret
patent: 6779169 (2004-08-01), Singh
Borer Terry P.
Brown Stephen D.
Caranci Steven
Grbic Alexander
Guzy Przemek
Altera Corporation
Cho L.
LandOfFree
Method and apparatus for designing systems using logic regions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for designing systems using logic regions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for designing systems using logic regions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3778823