Method and apparatus for designing integrated circuit layouts

Details Method and apparatus for designing integrated circuit layouts Method and apparatus for designing integrated circuit layouts

2007-08-07

2007-08-07

Lin, Sun James (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

10836582

ABSTRACT:
A method for modifying an upper layout for an upper layer of an IC using information of a lower layout for a lower layer of the IC, the method including 1) receiving the upper layout containing features and modifications to features, 2) producing a density map of the lower layout having geometry coverages of sub-regions of the lower layout, 4) selecting a feature in the upper layout, 5) retrieving, from the density map, the geometry coverage of a sub-region below the feature, 6) determining a vertical deviation of the feature using the geometry coverage, 7) determining an alteration to the modification using the vertical deviation, 8) applying the alteration to the modification, and 9) repeating for all features. In some embodiments, the upper layout is designed using a library of pretabulated models, each model containing a modification to a feature calculated to produce a satisfactory feature on a wafer.

REFERENCES:
patent: 5552996 (1996-09-01), Hoffman et al.
patent: 5784289 (1998-07-01), Wang
patent: 6189130 (2001-02-01), Gofman et al.
patent: 6574782 (2003-06-01), Dewey, III et al.
patent: 6578190 (2003-06-01), Ferguson et al.
patent: 6625802 (2003-09-01), Singh et al.
patent: 6721938 (2004-04-01), Pierrat et al.
patent: 6893800 (2005-05-01), Jessen et al.
patent: 2003/0229881 (2003-12-01), White et al.
patent: 2004/0058255 (2004-03-01), Jessen et al.
patent: 2004/0216065 (2004-10-01), Cobb et al.
patent: 2005/0044514 (2005-02-01), Wu et al.
patent: 2005/0076316 (2005-04-01), Pierrat et al.
U.S. Appl. No. 10/836,581, filed May 1, 2004, Louis Scheffer.
International Search Report Oct. 12, 2005, Cadence, ISR of PCT Application based on 10/836,582.
International Search Report Mar. 15, 2006, Cadence, ISR of PCT application based on 10/836,581, which is related to this application.
Written Opinion of International Searching Authority Mar. 15, 2006, Cadence, Written Opinion of ISA of PCT application based on 10/836,581, which is related to this application.

Affiliated with

Also associated with

Rating

Method and apparatus for designing integrated circuit layouts does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for designing integrated circuit layouts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for designing integrated circuit layouts will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3861265