Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-03-10
2008-05-27
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07380232
ABSTRACT:
Method and apparatus for designing a system for implementation in a programmable logic device (PLD) is described. In one example, a program language description of the system is captured. The program language description includes control code for configuring actor elements with functions to perform tasks in response to input data. A hardware implementation is generated for the PLD from the program language description by mapping the control code to decision logic, the functions to partial configuration streams, and the actor elements to reconfigurable slots.
REFERENCES:
patent: 4758953 (1988-07-01), Morita et al.
patent: 5095441 (1992-03-01), Hopper et al.
patent: 5247651 (1993-09-01), Clarisse
patent: 5249133 (1993-09-01), Batra
patent: 5452239 (1995-09-01), Dai et al.
patent: 5553272 (1996-09-01), Ranganathan et al.
patent: 5870588 (1999-02-01), Rompaey et al.
patent: 5896301 (1999-04-01), Barrientos
patent: 5898595 (1999-04-01), Bair et al.
patent: 5910899 (1999-06-01), Barrientos
patent: 6011911 (2000-01-01), Ho et al.
patent: 6023567 (2000-02-01), Osier et al.
patent: 6078736 (2000-06-01), Guccione
patent: 6131080 (2000-10-01), Raimi et al.
patent: 6135647 (2000-10-01), Balakrishnan et al.
patent: 6154719 (2000-11-01), Saitoh et al.
patent: 6230299 (2001-05-01), McSherry et al.
patent: 6272671 (2001-08-01), Fakhry
patent: 6298472 (2001-10-01), Phillips et al.
patent: 6530071 (2003-03-01), Guccione et al.
patent: 6530072 (2003-03-01), Hagerman et al.
patent: 6546532 (2003-04-01), Kerzman et al.
patent: 6557156 (2003-04-01), Guccione
patent: 6622291 (2003-09-01), Ginetti
patent: 6678646 (2004-01-01), McConnell et al.
patent: 6725441 (2004-04-01), Keller et al.
patent: 6756922 (2004-06-01), Ossia
patent: 6829753 (2004-12-01), Lee et al.
patent: 6865726 (2005-03-01), Igusa et al.
patent: 6868017 (2005-03-01), Ikeda
patent: 6868532 (2005-03-01), Nadeau-Dostie et al.
patent: 6922665 (2005-07-01), Guccione et al.
patent: 6988238 (2006-01-01), Kovacevic et al.
patent: 6993733 (2006-01-01), Murphy
patent: 7003751 (2006-02-01), Stroomer et al.
patent: 7006960 (2006-02-01), Schaumont et al.
patent: 7024654 (2006-04-01), Bersch et al.
patent: 7062418 (2006-06-01), Lee et al.
patent: 7073152 (2006-07-01), Keller et al.
patent: 7139955 (2006-11-01), Rohrbaugh et al.
patent: 7143367 (2006-11-01), Eng
patent: 7146300 (2006-12-01), Zammit et al.
patent: 7146583 (2006-12-01), Sun et al.
patent: 7194705 (2007-03-01), Deepak et al.
patent: 7194714 (2007-03-01), Kartschoke et al.
patent: 7203632 (2007-04-01), Milne et al.
patent: 7216321 (2007-05-01), Murphy et al.
patent: 2001/0007139 (2001-07-01), Murray
patent: 2002/0049958 (2002-04-01), Shimazawa
patent: 2002/0059054 (2002-05-01), Bade et al.
patent: 2003/0084416 (2003-05-01), Dai et al.
patent: 2003/0216901 (2003-11-01), Schaumont et al.
patent: 2004/0015613 (2004-01-01), Ikeda
patent: 2004/0141354 (2004-07-01), Carnahan
patent: 2005/0063481 (2005-03-01), Fechtel et al.
patent: 2005/0188339 (2005-08-01), Anderson
patent: 2005/0210383 (2005-09-01), Cucerzan et al.
patent: 2005/0268258 (2005-12-01), Decker
patent: 2005/0268260 (2005-12-01), Colley
patent: 2006/0059134 (2006-03-01), Palmon et al.
patent: 2006/0090146 (2006-04-01), LeBritton et al.
patent: 2006/0136193 (2006-06-01), Lux-Pogodalla et al.
patent: 2006/0200788 (2006-09-01), Nation et al.
J. Eker and J.W. Janneck; “CAL Language Report—Specification of the CAL actor Language”; Version 1.0, document edition 1; ERL Technical Memo UCB/ERL, M03/48; University of California at Berkeley; Dec. 1, 2003; pp. 1-112.
Massimo Ravasi et al.; “High-Level Algorithmic Complexity Evaluation for System Design”; Journal of Systems Architecture; Feb. 2003; Copyright 2003 Elsevier Science B.V.; available at www.ComputerScienceWeb.com; pp. 403-427.
Xilinx, Inc.; “Two Flows for Partial Reconfiguration: Module Based or Difference Based”; XAPP290 (v1.2); Sep. 9, 2004; available from www.xilinx.com; pp. 1-28.
Xilinx, Inc.; U.S. Appl. No. 11/373,745 by Janneck et al. filed Mar. 10, 2006.
Xilinx, Inc.; U.S. Appl. No. 11/373,744 by Janneck et al. filed Mar. 10, 2006.
Xilinx, Inc.; U.S. Appl. No. 11/243,679 by Janneck et al. filed Oct. 4, 2005.
Xilinx, Inc.; U.S. Appl. No. 11/243,732 by Vogenthaler filed Oct. 4, 2005.
U.S. Appl. No. 11/076,797, filed Mar. 10, 2005, Schumacher et al.
U.S. Appl. No. 11/083,667, filed Mar. 18, 2005, Milne et al.
Gilleland, Michael, “Levenshtein Distance, in Three Flavors,” pp. 1-12, available from ttp://www.merriampark.com/Id.htm, No Date.
Hsu, Chia-Jui et al.; “DIF: An Interchange Format For Dataflow-based Design Tools,” International Workshop on Systems, Architectures, Modeling and Simulation, Jul. 2004, pp. 1-10, available from Department of Electrical and Computer Engineering and Institute for Advanced Computer Studies, University of Maryland, College Park, 20742.
Lee, Edward A. et al.; “Dataflow Process Networks,” Proceedings of the IEEE, May 1995, pp. 773-799, vol. 83, No. 5, available from IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
Bhattacharyya, Shuvra Shikhar, “Compiling Dataflow Programs For Digital Signal Processing,” Jul. 1994, pp. 1-255, available from Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA 94720.
Tanaka, Eiichi et al., “High Speed String Edit Methods Using Hierarchical Files and Hashing Technique,” Nov. 14-17, pp. 334-336, 1988 Pattern Recognition; 9th International Conference; vol. 1; Copyright 1988 IEEE.
Navarro, Gonzalo, “Pattern Matching,” Department of Computer Science, University of Chile, Mar. 7, 2005, pp. 1-24, available from the Internet at http://www.ciw.cl/publicaciones/jstat04.pdf.
Janneck Jorn W.
Parlour David B.
Schumacher Paul R.
Brush Robert
Lin Sun James
Xilinx , Inc.
LandOfFree
Method and apparatus for designing a system for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for designing a system for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for designing a system for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3984321