Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-01-04
2005-01-04
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06839882
ABSTRACT:
Methods are apparatuses are disclosed for an electrical apparatus. The electrical apparatus includes one or more integrated circuits designed at least partly with library cells. Various embodiments cover one or more of virtual buses; virtual tap cells; placement primarily for electrical coupling to a well or substrate; placement at a granularity level of electrical coupling to a well or substrate; metal substantially octagonal via structures; free placement according to a minimum drawing resolution of significant features, cell boundary vertices, and routing wires; and cells permitting overlap.
REFERENCES:
patent: 5003204 (1991-03-01), Cushing et al.
patent: 5097422 (1992-03-01), Corbin et al.
patent: 5327372 (1994-07-01), Oka et al.
patent: 5600844 (1997-02-01), Shaw et al.
patent: 5612959 (1997-03-01), Takase et al.
patent: 5694554 (1997-12-01), Kawabata et al.
patent: 5774371 (1998-06-01), Kawakami
patent: 5809021 (1998-09-01), Diaz et al.
patent: 5838908 (1998-11-01), Matzke et al.
patent: 5867712 (1999-02-01), Shaw et al.
patent: 6040812 (2000-03-01), Lewis
patent: 6061080 (2000-05-01), Harris
patent: 6091729 (2000-07-01), Dove
patent: 6138204 (2000-10-01), Amon et al.
patent: 6255845 (2001-07-01), Wong et al.
patent: 6312980 (2001-11-01), Rostoker et al.
patent: 6314085 (2001-11-01), Saranka
patent: 6381731 (2002-04-01), Grodd
patent: 6388332 (2002-05-01), Aggarwal et al.
patent: 6423572 (2002-07-01), Shiflet
patent: 6460172 (2002-10-01), Insenser Farre et al.
patent: 6549881 (2003-04-01), Dearth et al.
patent: 20030022646 (2003-01-01), Bult et al.
patent: 20030026267 (2003-02-01), Oberman et al.
McManus Michael J.
Rivera Billie J.
Talburt Richard
Walker William G.
Zampaglione Michael A.
Lee, Jr. Granvill D.
Sierra Patent Group Ltd.
Smith Matthew
Virtual Silicon Technology, Inc.
LandOfFree
Method and apparatus for design of integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for design of integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for design of integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3375592