Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2001-07-25
2004-01-06
Padmanahan, Mano (Department: 2188)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S002000, C711S115000, C711S121000, C711S147000, C711S206000
Reexamination Certificate
active
06675277
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates generally to the field of multiprocessor, shared resource computer systems. More particularly, the invention relates to computer systems that include one or more adapters containing Random Access Memory (RAM) connected by an Input/Output (I/O) bus to one or more processors within the computer system.
2. Discussion of the Related Art
In a typical computer system, the operating system, or some portion thereof, generally allows software running within a memory address space to access RAM located on adapter cards via the computer system's I/O buses.
Some operating systems provide two or more distinct address spaces that can be used by software running on a computer system, one of which is sometimes called the “system” or “kernel” address space. This address space is usually designed such that all processes or all threads running on the computer system maintain the same logical view of memory addresses that are in the system address space. Operating systems generally reserve a limited, though sometimes configurable amount of system resources to allow RAM located on adapter cards to be accessed through the “system” or “kernel” address space. If the maximum amount of system resources that can be configured on a computer system is not sufficient to allow access to the totality of RAM located on adapter cards, then either the RAM is not accessed at all, or the software needing access to the adapter-based RAM must facilitate accessing sections of adapter-based RAM individually, one at a time, thereby reducing overall system performance.
As a result of the above discussion, the amount of RAM that can be accessed through a system address space is directly proportionate to the amount of system resources allocated by an operating system for such purposes. Hence, a problem with this technology has been that limitations are imposed on the amount of RAM on adapter cards that can be accessed through a system address space because operating systems offer limited system resources to software requesting access to RAM on adapter cards. Therefore, what is required is a solution that obviates this restriction on the amount of RAM on adapter cards that can be accessed through a system address space.
Heretofore, the requirement of the ability to access a maximum amount of RAM located on adapter cards through a system address space while using limited system resources provided by an operating system has not been fully met. What is needed is a solution that addresses this requirement.
SUMMARY OF THE INVENTION
There is a need for the following embodiments. Of course, the invention is not limited to these embodiments.
According to a first aspect of the invention, a method comprises: receiving a request to access a memory card address that lies outside a processor access range; scanning a data structure including a list of adapter memory segment offsets, each adapter memory segment offset associated with a memory adapter, for a suitable adapter memory segment offset; determining if a suitable adapter memory offset is available; converting the suitable adapter memory offset to a system address; and providing a processor with access to the suitable adapter memory offset via the system address. According to a second aspect of the invention, a method, comprises: scanning a data structure including a list of adapter memory segment offsets, each adapter memory segment offset associated with a memory adapter, for an empty entry; determining if an empty entry is available; providing access to the empty entry through a system address space; writing a new adapter memory segment offset into the list of adapter memory segment offsets at the empty entry; converting the new adapter memory segment offset to a system address; and providing a processor with access to the new adapter memory segment offset via the system address. According to a third aspect of the invention, a method, comprises: scanning a data structure including a list of adapter memory segment offsets, each adapter memory segment offset associated with a memory adapter, for a removable entry; determining if a removable entry is available; removing the removable entry from the list of adapter memory segment offsets, thus creating an empty entry; providing access to the empty entry through a system address space; writing a new adapter memory segment offset into the list of adapter memory segment offsets at the empty entry; converting the new adapter memory segment offset to a system address; and providing a processor with access to the new adapter memory segment offset via the system address. According to a fourth aspect of the invention, an apparatus comprises: a processor; a memory adapter, coupled to the processor; a memory coupled to the processor; and a data structure, stored in the memory, including a list of adapter memory segment offsets defining a first class of segment offsets and a second class of segment lengths. These, and other, embodiments of the invention will be better appreciated and understood when considered in conjunction with the following description and the accompanying drawings. It should be understood, however, that the following description, while indicating various embodiments of the invention and numerous specific details thereof, is given by way of illustration and not of limitation. Many substitutions, modifications, additions and/or rearrangements may be made within the scope of the invention without departing from the spirit thereof, and the invention includes all such substitutions, modifications, additions and/or rearrangements.
REFERENCES:
patent: 4486834 (1984-12-01), Kobayashi et al.
patent: 5568609 (1996-10-01), Sugiyama et al.
patent: 5604882 (1997-02-01), Hoover et al.
patent: 5765157 (1998-06-01), Lindholm et al.
patent: 5860142 (1999-01-01), Cepulis
patent: 5860157 (1999-01-01), Cobb
patent: 6003123 (1999-12-01), Carter et al.
patent: 6098123 (2000-08-01), Olnowich
patent: 6263408 (2001-07-01), Anderson et al.
patent: 6427195 (2002-07-01), McGowen et al.
patent: 0 602 791 (1994-06-01), None
International Search Report dated Jul. 16, 2002.
International Search Report dated Jun. 5, 2002.
Bershad, et al., “The Midway Distributed Shared Memory System” Compcon Digest of Papers, pp. 528-537, Feb. 22, 1993.
Wilson, et al. “Hardware Assist for Distributed Shared Memory” Proceedings of the International Conference on Distributed Computing Systems, pp. 246-255, May 25, 1993.
Songnian, et al. “Heterogeneous Distributed Shared Memory,” IEEE Transactions on Parallel and Distributed Systems, vol. 3, No. 5, pp. 540-554, Sep. 1, 1992.
Nitzberg, et al. “Distributed Shared Memory: A Survey of Issues and Algorithms,” IEEE Computer Society, pp. 52-60, Aug. 1, 1991.
Stumm, et al. “Algorithms Implementing Distributed Shared Memory,” IEEE Computer Society, pp. 54-64, May 1, 1990.
Ananthanarayanan, et al. “Experiences in Integrating Distributed Shared Memory with Virtual Memory Management,” Operating Systems Review, vol. 26, No. 3, pp. 4-26, Jul. 1, 1992.
Bisiani, et al., PLUS: A Distributed Shared-Memory System, Proceedings of the Annual International Symposium on Computer Architecture, pp. 115-124, May 28, 1990.
Levelt, “A Comparison of Two Paradigms for Distributed Shared Memory,” Software Practice & Experience, vol. 22, No. 11, pp. 985-1010, Nov. 1, 1992.
Ramachandran, et al. “Programming with Distributed Shared Memory,” Proceedings of the Annual International Computer Software and Applications Conference, vol. Conf. 13, pp. 176-183, Sep. 20, 1989.
West Karlon K.
West Lynn P.
Gray Cary Ware & Freidenrich LLP
Padmanahan Mano
Song Jasmine
TNS Holdings, Inc.
LandOfFree
Method and apparatus for demand usable adapter memory access... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for demand usable adapter memory access..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for demand usable adapter memory access... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3246911