Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-06-13
2006-06-13
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07062733
ABSTRACT:
Sub-sampled signals are compared to determine time delay, calibration of delay elements, and other precise time domain measurements, based on properties of aliased signals produced by the sub-sampling. In one embodiment, flip-flops sub-sample an input signal and a delayed signal. A counter measures time delay between edges in the sub-sampled input and sub-sampled delayed signal. The time delay is determined and averaged over a measurement window, and then scaled to determine an amount of delay of the delayed signal. Means to calibrate a delay element inside a measurement device (e.g., Bit Error Ratio Tester), utilizing sub-sampling techniques to achieve precise measurements very quickly and without the need for factory calibration.
REFERENCES:
patent: 5825673 (1998-10-01), Watanabe
patent: 5973523 (1999-10-01), Kusumoto et al.
patent: 6209122 (2001-03-01), Jyu et al.
patent: 6429693 (2002-08-01), Staszewski et al.
patent: 6470483 (2002-10-01), Rodriguez et al.
patent: 6496043 (2002-12-01), Moss et al.
patent: 6587185 (2003-07-01), Ide et al.
patent: 2002/0104065 (2002-08-01), Tsukiyama et al.
patent: 2003/0131222 (2003-07-01), Thomas
Helmer Tom
Poskatcheev Andrei
Verity Rob
Carpenter John
Reed Smith LLP
Siek Vuthe
SyntheSys Research, Inc.
Tat Binh
LandOfFree
Method and apparatus for delay line calibration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for delay line calibration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for delay line calibration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3708448