Method and apparatus for decompressing relative addresses

Details Method and apparatus for decompressing relative addresses Method and apparatus for decompressing relative addresses

2005-08-04

2009-11-10

Kim, Matt (Department: 2186)

Electrical computers and digital processing systems: memory

Address formation

In response to microinstruction

C711S220000

Reexamination Certificate

active

07617382

ABSTRACT:
A method and apparatus for decompressing relative addresses. A compressed relative address is retrieved from one or more micro-operation entries of a micro-operation storage and an uncompressed relative address is reconstructed from the compressed relative address and an instruction pointer (IP) address associated with the head of the micro-operation storage line in which the compressed relative address was stored. IP-relative addresses may be computed in a manner similar to relative branch targets, then compressed and stored in one or more micro-operation entries of a micro-operation storage line to be reconstructed later according to an IP address associated with the respective micro-operation storage line in which their compressed counterpart was stored.

REFERENCES:
patent: 5751942 (1998-05-01), Christensen et al.
patent: 5809271 (1998-09-01), Colwell et al.
patent: 6014742 (2000-01-01), Krick et al.
patent: 6018786 (2000-01-01), Krick et al.
patent: 6073213 (2000-06-01), Peled et al.
patent: 6076144 (2000-06-01), Peled et al.
patent: 6170038 (2001-01-01), Krick et al.
patent: 6182210 (2001-01-01), Akkary et al.
patent: 6216206 (2001-04-01), Peled et al.
patent: 6240509 (2001-05-01), Akkary
patent: 6338132 (2002-01-01), Kyker et al.
patent: 7124279 (2006-10-01), Topham
patent: 2002/0042862 (2002-04-01), Breternitz et al.
patent: 2002/0108029 (2002-08-01), Kondoh et al.
Andrew S. Tanenbaum (Structured COmputer Organization; 1999).
A Dain Samples (Mache: No-Loss Trace Compaction; 2004).
Hinton, Glenn et al., “The Microarchitecture of the Pentium 4 Processor,” Intel Technology Journal, Q1 2001, pp. 1-13.
Becker, J. et al., “An Analysis of the Information Content of Address Reference Streams,” Proc. Of the 24thAnnual International Symposium on Microarchitecture, 1991, pp. 19-24.
Samples, A.D. et al., “Mache: No-Loss Trace Compaction,” Proc. of 1989 ACM Sigmetrics International Conference on Measurement and Modeling of Computer Systems, 1989, pp. 89-97.
Advanced Micro Devices, Inc., “X86.64™ Technology White Paper”, Aug. 2001, pp. 1-13.
Advanced Micro Devices, Inc., “AMD 64-Bit Technology:The AMD Architecture Programmers Overview,” Publication #24108, Rev. C, Jan. 2001, 134 pages.

Affiliated with

Also associated with

Rating

Method and apparatus for decompressing relative addresses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for decompressing relative addresses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for decompressing relative addresses will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4108397