Electrical computers and digital processing systems: memory – Address formation – Combining two or more values to create address
Reexamination Certificate
2006-03-07
2006-03-07
Vital, Pierre M. (Department: 2188)
Electrical computers and digital processing systems: memory
Address formation
Combining two or more values to create address
C711S215000
Reexamination Certificate
active
07010665
ABSTRACT:
A method and apparatus for decompressing relative addresses. A compressed relative address is retrieved from one or more micro-operation entries of a micro-operation storage and an uncompressed relative address is reconstructed from the compressed relative address and an instruction pointer (IP) address associated with the head of the micro-operation storage line in which the compressed relative address was stored. IP-relative addresses may be computed in a manner similar to relative branch targets, then compressed and stored in one or more micro-operation entries of a micro-operation storage line to be reconstructed later according to an IP address associated with the respective micro-operation storage line in which their compressed counterpart was stored.
REFERENCES:
patent: 5751942 (1998-05-01), Christensen et al.
patent: 5809271 (1998-09-01), Colwell et al.
patent: 6014742 (2000-01-01), Krick et al.
patent: 6018786 (2000-01-01), Krick et al.
patent: 6073213 (2000-06-01), Peled et al.
patent: 6076144 (2000-06-01), Peled et al.
patent: 6170038 (2001-01-01), Krick et al.
patent: 6182210 (2001-01-01), Akkary et al.
patent: 6216206 (2001-04-01), Peled et al.
patent: 6240509 (2001-05-01), Akkary
patent: 6338132 (2002-01-01), Kyker et al.
patent: 2002/0108029 (2002-08-01), Kondoh et al.
Glenn Hinton et al, “The Microarchitecture of the Pentium 4 Processor”, Intel Technology Journal, Q1, 2001, pp 1-13.
X86-64™ Technology White Paper AMD, “Advanced Micro Devices, Inc. x86-64™ Technology White Paper”, Advanced Micro Devices, Inc., One AMD Place, Sunnyvale, CA 94088, pp. 1-13.
Preliminary Information, “AMD 64-Bit Technology, The AMD x86-64™ Architecture Programmers Overview”, AMD, Publication #24108 Rev:C, Issue Date Jan. 2001, 134 pages.
J. Becker et al., “An Analysis of the Information Content of Address Reference Steams,” Proc. of the 24th Annual International Symposium on Microarchitecture, 1991, pp 19-24.
A. D. Samples, “Mache: No-Loss Trace Compaction,” Proc. of 1989 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, 1989, pp 89-97.
Ahuja Hitesh
Miller John Allan
St. Clair Michael J.
Toll Bret L.
Mennemeier Larry M.
Vital Pierre M.
LandOfFree
Method and apparatus for decompressing relative addresses does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for decompressing relative addresses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for decompressing relative addresses will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3571160