Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2000-07-13
2003-11-25
Myers, Paul R. (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S111000, C709S216000
Reexamination Certificate
active
06654834
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The technical field of this invention is microprocessors and digital signal processor performing data exchange between memory ports of a multiple port device.
BACKGROUND OF THE INVENTION
The present invention deals with the data transfer connecting various memory port nodes as applied to the transfer controller with hub and ports architecture. The transfer controller with hub and ports is the subject of U.K. Patent Application serial number 9909196.6 filed Apr. 21, 1999 having a U.S. convention application Ser. No. 09/543,870 filed Apr. 6, 2000 now U.S. Pat. No. 6,496,740 entitled TRANSFER CONTROLLER WITH HUB AND PORTS ARCHITECTURE. The transfer controller with hub and ports is a significant basic improvement in data transfer techniques in complex digital systems and provides many useful features, one of which is the internal memory port which allows connection of a virtually unlimited number of processor/memory nodes to a centralized transfer controller. The centralized transfer controller must be able to transfer data from node to node with performance relatively independent of how near or remote a node might be from the transfer controller itself. To clarify the problem solved by the present invention, it is helpful to review the characteristics, architecture, and functional building blocks of the transfer controller with hub and ports.
While direct memory access (DMA) techniques are a powerful tool in a digital signal processor system, they have their limitations. The fundamental limitation of a conventional direct memory access engine is that adding additional channel capacity requires additional hardware (in general, a replication of a complete channel). Some optimizations can be made in this area, such as sharing registers between multiple channels, but in general, the following rule holds: N-channels costs N times as much as a single channel.
Conventional direct memory access techniques read from a source, and subsequently pass the data on to a destination. The source transfers will initially proceed at full rate. However, if the source has higher data transfer bandwidth than the destination, this data will backlog within the direct memory access engine. This will eventually slow the rate at which source transfers are issued. Thus the source data transfer bandwidth is effectively restricted to that of the destination. If another channel has a different source port and a different destination port, there are no conflicts using the conventional read driven approach. However, if the source port of the other channel is the same, the other channel could not be processed. This makes for inefficiency. In a device that supports only one transfer at a time, this is acceptable. However, the transfer controller with hub and ports device supports multiple concurrent transfers and other provisions must be made. A normal transfer process in the known art starts by reading data from the source and then writing it to the destination. The source read drives the process in that it occurs first, and everything follows as a consequence.
With a conventional read driven approach, the source will start reading data which will be passed to the destination. However, if the destination is slow, a backlog of data waiting to be written will eventually cause the source read process to stall because it will not have anywhere to put the data read. With only one channel this is acceptable, but if there are multiple channels, conflicts occur. The source for this channel is stalled and cannot respond to more read requests. However, it is desirable to be able to service a different channel instead.
These basic limitations to conventional data transfer techniques led to the initial development of the transfer controller with hub and ports. The transfer controller with hub and ports is a unique mechanism which consolidates the functions of a direct memory access and other data movement engines in a digital signal processor system (for example, cache controllers) into a single module.
Consolidation of such functions has both advantages and disadvantages. The most important advantage of consolidation is that it will, in general, save hardware since multiple instantiations of the same type of address generation hardware will not have to be implemented.
On a higher level, it is also advantageous to consolidate address generation since it inherently makes the design simpler to modify from a memory-map point of view. For example, if a peripheral is added or removed from the system, a consolidated module will be the only portion of the design requiring change. In a distributed address system (multi-channel direct memory access for example), all instances of the direct memory access channels would change, as would the digital signal processor memory controllers.
Fundamental disadvantages of the consolidated model, however, are its inherent bottle necking, resulting from conflicting multiple requests, and its challenge to higher clock rates. Additionally, there is in general an added complexity associated with moving to a consolidated address model, just because the single module is larger than any of the individual parts it replaces.
The transfer controller with hub and ports, to which this invention relates, is a highly parallel and highly pipelined memory transaction processor. This transfer controller with hub and ports serves as a backplane to which many peripheral and/or memory ports may be attached.
SUMMARY OF THE INVENTION
This invention allows for the connection of the multiple memory port nodes of multi-processor devices to be connected in a manner which preserves read latency irrespective of how near or remote a node may be from a centralized data transfer controller such as the transfer controller with hub and ports architecture upon which it is based. Using this manner of connection, referred to as “synchronous fixed latency loop”, the issue of a read command and retrieval of data at the memory port requesting the data transfer requires a fixed number of clock cycles for any memory port on the data transfer bus. This allows for more straightforward implementation of the read-then-write operations which makes up the data transfer process.
REFERENCES:
patent: 4071706 (1978-01-01), Warren
patent: 4573120 (1986-02-01), Ichimiya et al.
patent: 4630233 (1986-12-01), Weppler
patent: 4703451 (1987-10-01), Calabrese
patent: 4814761 (1989-03-01), Takahashi et al.
patent: 5287353 (1994-02-01), Buda et al.
patent: 5357621 (1994-10-01), Cox
patent: 5721737 (1998-02-01), Radjabi et al.
patent: 5734926 (1998-03-01), Feeley et al.
patent: 5802321 (1998-09-01), Buda et al.
patent: 5948089 (1999-09-01), Wingard et al.
patent: 6073233 (2000-06-01), Chapman
patent: 6401167 (2002-06-01), Barth et al.
patent: 2 234 372 (1991-01-01), None
patent: WO 93/13484 (1993-07-01), None
patent: WO 93/13607 (1993-07-01), None
Balmer Keith
Bhandal Amarjit S.
Keay John
Robertson Iain
Marshall, Jr. Robert D.
Myers Paul R.
Phan Raymond N
LandOfFree
Method and apparatus for data transfer employing closed loop... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for data transfer employing closed loop..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for data transfer employing closed loop... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3181282