Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2007-02-27
2007-02-27
Bocure, Tesfaldet (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C327S157000
Reexamination Certificate
active
11059739
ABSTRACT:
A data density independent clock and data recovery system includes a lock phase adjust charge pump operably coupled to receive phase information and transition information from a phase detector and to produce a current signal, responsive to the phase information and transition information, to a loop filter that converts the current signal to a control voltage signal operably coupled to a voltage controlled oscillator that produces a clock signal to the phase detector based on the control voltage signal. The lock phase adjust charge pump includes a phase charge pump, a transition charge pump, a programmable DC bias current sink, and two programmable offset bias current sinks. The transition charge pump includes a programmable transition current sink. The control logic operates under external control to adjust the currents conducted by the transition charge pump, the programmable DC bias current sink, and the two programmable offset bias current sinks.
REFERENCES:
patent: 5329559 (1994-07-01), Wong et al.
patent: 5483558 (1996-01-01), Leon et al.
patent: 6034554 (2000-03-01), Francis et al.
patent: 6225831 (2001-05-01), Dalmia et al.
patent: 6356160 (2002-03-01), Robinson et al.
patent: 6590949 (2003-07-01), Marten et al.
patent: 6732349 (2004-05-01), Sun et al.
patent: 6771728 (2004-08-01), Abernathy
patent: 2002/0021470 (2002-02-01), Savoj
patent: 2003/0001557 (2003-01-01), Pisipaty
U.S. Appl. No. 10/346,435, filed Jan. 17, 2003, Brunn et al.
U.S. Appl. No. 10/421,247, filed Apr. 22, 2003, Younis et al.
U.S. Appl. No. 10/954,391, filed Sep. 29, 2004, Abughazaleh.
U.S. Appl. No. 11/040,423, filed Jan. 21, 2005, Davidson et al.
Jafar Savoj, Behzad Razavi; “A 10-Gb / s CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector”; IEEE 2001; IEEE Journal of Solid-State Circuits, vol. 36, No. 5; May 2001; pp. 761-767.
Jafar Savoj, Behzad Razavi; “A 10-Gb / s CMOS Clock and Data Recovery Circuit”; IEEE 2000; 2000 Symposium on VLSI Circuits Digest of Technical Papers; pp. 136-139.
J.D.H. Alexander; “Clock Recovery from Random Binary Signals”; reprinted from Electronics Letters, J.D.H. Alexander, “Clock Recovery from Random Binary Signals”; vol. 11, pp. 541-542; Oct. 1975; Copyright Institution of Electrical Engineers; pp. 242-243.
Jafar Savoj, Behzad Razavi; “A 10-Gb / s CMOS Clock and Data Recovery Circuit with Frequency Detection”; ISSCC Feb. 5, 2001 /Session 5/Gigabit Optical Communications 1/53; pp. 433-435.
Jafar Savoj, Behzad Razavi; “Design of Half-Rate Clock and Data Recovery Circuits for Optical Communication Systems”; DAC 2001; Jun. 18-22, 2001; Copyright 2001 ACM; pp. 121-126.
Charles R. Hogge; “A Self Correcting Clock Recovery Circuit”; IEEE Journal of Lightwave Technology; vol. LT-3; Dec. 1985; pp. 249-251.
Jafar Savoj, Behzad Razavi; “A 10-Gb / s CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector”; IEEE Journal of Solid-State Circuits, vol. 38, No. 15; Jan. 2003; pp. 13-21.
Ankit Seedher et al.; “Fractional Rate Phase Detectors for Clock and Data Recovery”; 2003; IEEE; pp. 313-316.
Abughazaleh Firas N.
Younis Ahmed
Bocure Tesfaldet
Harrison James
Xilinx , Inc.
LandOfFree
Method and apparatus for data density-independent phase... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for data density-independent phase..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for data density-independent phase... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3882516