Method and apparatus for data and clock recovery in a...

Details Method and apparatus for data and clock recovery in a... Method and apparatus for data and clock recovery in a...

2006-11-14

2006-11-14

Fan, Chieh M. (Department: 2611)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

Reexamination Certificate

active

07136446

ABSTRACT:
A method and apparatus for data and clock recovery in a biphase-coded data signal is described, in which the data signal is sampled using a sampling frequency that is greater than twice the bit frequency of the data signal. The bit limits of the data signal are then determined from the sampling values and used to recover the both the data bits and the corresponding bit clock pulse of the data signal.

REFERENCES:
patent: 4251831 (1981-02-01), Kamath
patent: 4912730 (1990-03-01), Erhart
patent: 4992790 (1991-02-01), Montgomery
patent: 5073904 (1991-12-01), Nakamura et al.
patent: 5574756 (1996-11-01), Jeong
patent: 5953386 (1999-09-01), Anderson
patent: 6008746 (1999-12-01), White
patent: 44 08 963 (1995-09-01), None
patent: 44 44 601 (1996-07-01), None
patent: 690 31 205 (1998-01-01), None
patent: 0 425 302 (1991-05-01), None
patent: 0 930 713 (1999-07-01), None
Pieter W. Hooijmans et al., Penalty Free Biphase Linecoding for Pattern Independent FSK Coherent Transmission Systems, Journal of Lightwave Technology, Mar. 8, 1990; pp. 323-328; vol. 8 No. 3; New York, US.

Affiliated with

Also associated with

Rating

Method and apparatus for data and clock recovery in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for data and clock recovery in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for data and clock recovery in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3625334