Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-08-29
2006-08-29
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07100142
ABSTRACT:
One embodiment of the invention provides a system for creating a mask-programmable module from standard cells. The system operates by first specifying characteristics of an end design and then selecting a plurality of standard cells from a standard cell library based on the characteristics of the end design. Next, the system combines the plurality of standard cells into a mask-programmable module, wherein instances of the mask-programmable module are repeated to form a mask-programmable fabric. The system also designs a mask-programmable interconnect to match the mask-programmable module, whereby connections within the mask-programmable module and between mask-programmable modules can be generated by programming the mask-programmable interconnect.
REFERENCES:
patent: 5526278 (1996-06-01), Powell
patent: 5752006 (1998-05-01), Baxter
patent: 5943488 (1999-08-01), Raza
patent: 6272668 (2001-08-01), Teene
patent: 6601221 (2003-07-01), Fairbanks
patent: 6886143 (2005-04-01), Park
patent: 6938236 (2005-08-01), Park et al.
patent: 7017131 (2006-03-01), Barnes
patent: 7023744 (2006-04-01), Shimanek et al.
patent: 2002/0133791 (2002-09-01), Cohn et al.
patent: 2003/0204822 (2003-10-01), Whitaker et al.
patent: 2004/0143797 (2004-07-01), Nguyen et al.
patent: 2004/0261052 (2004-12-01), Perry et al.
patent: 2005/0010889 (2005-01-01), Barnes
patent: 2005/0034095 (2005-02-01), Bansal
patent: 2005/0050505 (2005-03-01), Bednar et al.
patent: 905906 (1999-03-01), None
patent: 01091525 (1989-04-01), None
patent: 07254019 (1995-10-01), None
Richards, “Simulation Libraries for System-Level Design”, Computer, vol. 28, No. 2, Feb. 1995, pp. 76-77.
Salcic et al., “SimP: a Core for FPLD-Based Custom-Configurable Processors”, 2nd International Conference on ASIC, Oct. 21, 1996, pp. 197-201.
Guan et al., “ASIC Automatic Layout Generation Using Large Standard Cell Libraries”, 2nd International Conference on ASIC, Oct. 21, 1996, pp. 5-8.
Ahmad et al., “Grouping Variables into Multiport Memories for ASIC Data Synthesis”, Proceedings of Fifth Annual IEEE International ASIC Conference and Exhibit, Sep. 21, 1992, pp. 162-165.
Venkateswaran et al., “Programming Techniques for PA3 Architectures”, IEEE International Conference on ICASSP '85, vol. 10, Apr. 1985, pp. 1376-1379.
Camposano Raul
Kawa Jamil
Shenoy Narendra V.
Kik Phallaka
Park Vaughan & Fleming LLP
Synopsys Inc.
LandOfFree
Method and apparatus for creating a mask-programmable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for creating a mask-programmable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for creating a mask-programmable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3637916