Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2006-10-03
2006-10-03
Peikari, B. James (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S139000, C711S156000, C711S152000, C711S151000, C718S106000, C718S101000, C710S240000, C710S040000
Reexamination Certificate
active
07117315
ABSTRACT:
Data shared by plural processes of a program are identified and identification information is affixed to the shared data. When the program is linked by a linker, only the shared data to which identification information is affixed are extracted and a shared data area is created for the shared data. During program execution, this shared data area is prevented from being and the main memory is referred to or updated or the cache is invalidated prior to access of the shared data area by the linker. An address of data in a processor is computed from an address of the data in another processor based on a specific expression.
REFERENCES:
patent: 5742790 (1998-04-01), Kawasaki
patent: 6594728 (2003-07-01), Yeager
patent: 6600677 (2003-07-01), Afghahi et al.
patent: 6704822 (2004-03-01), Tremblay et al.
Azegami Akiko
Kamigata Teruhiko
Miyake Hideo
Fujitsu Limited
Peikari B. James
Staas & Halsey , LLP
LandOfFree
Method and apparatus for creating a load module and a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for creating a load module and a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for creating a load module and a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3685006