Electrical computers and digital data processing systems: input/ – Interrupt processing
Reexamination Certificate
2007-08-14
2007-08-14
Dang, Khanh (Department: 2111)
Electrical computers and digital data processing systems: input/
Interrupt processing
C702S186000, C714S047300, C712S227000
Reexamination Certificate
active
10704117
ABSTRACT:
A method, apparatus, and computer instructions for processing instructions. Responsive to receiving an instruction for execution in an instruction cache in a processor in the data processing system, a determination is made as to whether an indicator is associated with the instruction and whether the instruction is of a certain type within a range of instructions. An interrupt is generated if the indicator is associated with the instruction and the instruction is of the certain type within the range of instructions.
REFERENCES:
patent: 4291371 (1981-09-01), Holtey
patent: 4316245 (1982-02-01), Luu et al.
patent: 5103394 (1992-04-01), Blasciak
patent: 5212794 (1993-05-01), Pettis et al.
patent: 5450349 (1995-09-01), Brown et al.
patent: 5564015 (1996-10-01), Bunnell
patent: 5581778 (1996-12-01), Chin et al.
patent: 5657253 (1997-08-01), Dreyer et al.
patent: 5659679 (1997-08-01), Alpert et al.
patent: 5691920 (1997-11-01), Levine et al.
patent: 5740413 (1998-04-01), Alpert et al.
patent: 5752062 (1998-05-01), Gover et al.
patent: 5774724 (1998-06-01), Heisch
patent: 5794028 (1998-08-01), Tran
patent: 5930508 (1999-07-01), Faraboschi et al.
patent: 5937437 (1999-08-01), Roth et al.
patent: 5938778 (1999-08-01), John, Jr. et al.
patent: 5950003 (1999-09-01), Kaneshiro et al.
patent: 5950009 (1999-09-01), Bortnikov et al.
patent: 5966537 (1999-10-01), Ravichandran
patent: 5987250 (1999-11-01), Subrahmanyam
patent: 5987598 (1999-11-01), Levine et al.
patent: 5991708 (1999-11-01), Levine et al.
patent: 6006033 (1999-12-01), Heisch
patent: 6009514 (1999-12-01), Henzinger et al.
patent: 6067644 (2000-05-01), Levine et al.
patent: 6070009 (2000-05-01), Dean et al.
patent: 6101524 (2000-08-01), Choi et al.
patent: 6112317 (2000-08-01), Berc et al.
patent: 6119075 (2000-09-01), Dean et al.
patent: 6134676 (2000-10-01), VanHuben et al.
patent: 6145123 (2000-11-01), Torrey et al.
patent: 6189141 (2001-02-01), Benitez et al.
patent: 6192513 (2001-02-01), Subrahmanyam
patent: 6206584 (2001-03-01), Hastings
patent: 6223338 (2001-04-01), Smolders
patent: 6237141 (2001-05-01), Holzle et al.
patent: 6240510 (2001-05-01), Yeh et al.
patent: 6243804 (2001-06-01), Cheng
patent: 6253338 (2001-06-01), Smolders
patent: 6256775 (2001-07-01), Flynn
patent: 6286132 (2001-09-01), Tanaka et al.
patent: 6324689 (2001-11-01), Lowney et al.
patent: 6330662 (2001-12-01), Patel et al.
patent: 6351844 (2002-02-01), Bala
patent: 6374364 (2002-04-01), McElroy et al.
patent: 6430741 (2002-08-01), Mattson, Jr. et al.
patent: 6442585 (2002-08-01), Dean et al.
patent: 6446029 (2002-09-01), Davidson et al.
patent: 6480938 (2002-11-01), Vondran, Jr.
patent: 6505292 (2003-01-01), Witt
patent: 6542985 (2003-04-01), Johnson et al.
patent: 6560693 (2003-05-01), Puzak et al.
patent: 6631514 (2003-10-01), Le
patent: 6772322 (2004-08-01), Merchant et al.
patent: 6928582 (2005-08-01), Adl-Tabatabai et al.
patent: 6961925 (2005-11-01), Callahan, II et al.
patent: 7181723 (2007-02-01), Luk et al.
patent: 2001/0032305 (2001-10-01), Barry
patent: 2002/0019976 (2002-02-01), Patel et al.
patent: 2002/0073406 (2002-06-01), Gove
patent: 2002/0124237 (2002-09-01), Sprunt et al.
patent: 2002/0129309 (2002-09-01), Floyd et al.
patent: 2002/0147965 (2002-10-01), Swaine et al.
patent: 2002/0157086 (2002-10-01), Lewis et al.
patent: 2002/0199179 (2002-12-01), Lavery et al.
patent: 2003/0014741 (2003-01-01), Megiddo et al.
patent: 2003/0040955 (2003-02-01), Anaya et al.
patent: 2004/0194076 (2004-09-01), Comp et al.
patent: 2005/0102493 (2005-05-01), DeWitt, Jr. et al.
patent: 2000029731 (1999-12-01), None
patent: 2000347863 (2000-12-01), None
Definition of CPU Cache from Wikipedia.
Kikuchi, “Parallelization Assist System”, Joho Shori, vol. 34, No. 9, Sep. 1993, pp. 1158-1169.
Cohen et al., “Hardware-Assisted Characterization of NAS Benchmarks”, Cluster Computing, vol. 4, No. 3, Jul. 2001, pp. 189-196.
Talla et al., “Evaluating Signal Processing and Multimedia Applications on SIMD, VLIW and Super Scalar Architectures”, International Conference on Computer Design, Austin, Sep. 17-20, 2000, pp. 163-172.
Iwasawa et al., “Parallelization Method of Fortran DO Loops by Parallelizing Assist System”, Transactions of Information Processings Society of Japan, vol. 36, No. 8, Aug. 1995, pp. 1995-2006.
Talla et al., “Execution Characteristics of Multimedia Applications on a Pentium II Processor”, IEEE International Performance, Computing, and Communications Conference, 19th, Phoenix, Feb. 20-22, 2000, pp. 516-524.
IBM Research Disclosure Bulletin 444188, “Enable Debuggers as an Objective Performanc Measurement Tool for Software Development Cost Reduction”, Apr. 2001, pp. 686-688.
U.S. Appl. No. 09/435,069, Davidson et al., Method and Apparatus for Instruction Sampling for Performance Monitoring and Debug, Nov. 4, 1999.
U.S. Appl. No. 08/538,071, Gover et al., Method and System for Selecting and Distinguishing an Event Sequence using an Effective Address in a Processing System, Oct. 2, 1995.
Ramirez et al., “The Effect of Code Reordering on Branch Prediction”, Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, Oct. 2000, pp. 189-198.
Yang et al., “Improving Performance by Branch Reordering”, Proceedings of the ACM SIGPLAN 1998 Conference onProgramming Language Design and Implementation, Montreal Canada, 1008, pp. 130-141.
Conte et al., “Accurate and Practical Profile-Driven Compilation Using the Profile Buffer”, Proceedings of the 29th Annual ACM/IEEE International Symposium on Microarchitecture, Paris, France, 1996, pp. 36-45.
Conte et al., “Using Branch Handling Hardware to Support Profile-Driven Optimization”, Proceedings of the 27th Annual International Symposium on Microarchitecture, San Jose CA, 1994, pp. 12-21.
Fisher, “Trace Scheduling: A Technique for Global Microcode Compaction”, IEEE Transactions on Computers, vol. C30, No. 7, Jul. 1981, pp. 478-490.
Chang et al., “Using Profile Information to Assist Classic Code Optimizations”, Software Pract. Exper. 21, Dec. 1991, pp. 1301-1321.
Schmidt et al., “Profile-Directed Restructuring of Operating System Code”, IBM Systems Journal, 1998, vol. 37, No. 2, pp. 270-297.
Aho et al., “Compilers: Principles, Techniques, and Tools”, Addison-Wesley, 1988, pp. 488-497.
INTEL, “Intel IA-64 Architecture Software Developer's Manual”, Revision 1.1, vol. 4, No. 245320.002, Jul. 2001.
DeWitt, Jr. Jimmie Earl
Levine Frank Eliot
Richardson Christopher Michael
Urquhart Robert John
Dang Khanh
Glanzman Gerald H.
International Business Machines - Corporation
Rodriguez Herman
Yee Duke W.
LandOfFree
Method and apparatus for counting instruction execution and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for counting instruction execution and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for counting instruction execution and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3828753