Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1996-03-14
1997-09-02
Chin, Stephen
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
375371, H03D 324
Patent
active
056639929
ABSTRACT:
The output phase measures output by a digital phase lock loop (DPLL) are selectively modified to reduce instantaneous phase errors incurred whilst waiting until the DPLL locks before obtaining an accurate phase measurement of a signal. In one embodiment, the output phase of a low bandwidth DPLL is selectively modified when the input signal exhibits a significant dynamic transient by adding the error term generated by the DPLL phase detector to the output signal generated by the DPLL to generate a modified output signal used to perform phase measurements.
REFERENCES:
patent: 4563657 (1986-01-01), Qureshi et al.
patent: 4791488 (1988-12-01), Fukazawa et al.
patent: 5313503 (1994-05-01), Jones et al.
patent: 5440267 (1995-08-01), Tsuda et al.
patent: 5452325 (1995-09-01), Brown et al.
patent: 5469478 (1995-11-01), Lee
patent: 5486792 (1996-01-01), Girardeau, Jr.
patent: 5537442 (1996-07-01), Nakamura et al.
patent: 5566204 (1996-10-01), Kardontchik et al.
Chin Stephen
Ghayour Mohammad
Trimble Navigation Limited
LandOfFree
Method and apparatus for correction of GPS carrier phase measure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for correction of GPS carrier phase measure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for correction of GPS carrier phase measure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-314341