Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1995-01-17
1999-01-12
Bowler, Alyssa H.
Electronic digital logic circuitry
Multifunctional or programmable
Array
395556, 395557, 395559, 326 93, 326 94, G06F 104
Patent
active
058599959
ABSTRACT:
A triggering circuit obviates propagation differences in differential combinatorial logic clocking of upstream and downstream state machines ("SM's"). The triggering circuit imposes an output state on the downstream SM in response to the appearance of an appropriate combination of the upstream SM output state and selected data at the triggering circuit input. The triggering circuit and the upstream SM are clocked from a common signal preventing the upstream SM from changing state before the triggering circuit produces the proper signal to impose the expected state on the downstream SM. The downstream SM takes on the correct output state in dependable correspondence with a selected upstream SM output state. In a preferred embodiment, a D flip-flop generates a triggering signal in response to a selected combination of upstream SM output state and system data. The D flip-flop triggering signal imposes a selected output state on a downstream SM through the asynchronous SET and CLEAR inputs of the downstream SM flip-flops. Because the D flip-flop and upstream SM are both clocked off the same trailing edge of the WRITE line, the upstream SM and D flip-flop change state together, preventing the upstream SM from changing state before the triggering signal is generated.
REFERENCES:
patent: 3931614 (1976-01-01), Vasa et al.
patent: 4293919 (1981-10-01), Dasgupta et al.
patent: 4580137 (1986-04-01), Fiedler et al.
patent: 5250858 (1993-10-01), Strong
patent: 5280595 (1994-01-01), Lemay et al.
patent: 5426784 (1995-06-01), Kawata et al.
patent: 5511181 (1996-04-01), Baxter
Advanced Micro Devices , Inc.
Bowler Alyssa H.
Nguyen Dzung C.
Terrile Stephen A.
LandOfFree
Method and apparatus for coordinating combinatorial logic-clocke does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for coordinating combinatorial logic-clocke, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for coordinating combinatorial logic-clocke will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1524101