Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Reexamination Certificate
2000-07-24
2002-07-02
Butler, Dennis M. (Department: 2185)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Multiple or variable intervals or frequencies
C713S600000
Reexamination Certificate
active
06415390
ABSTRACT:
TECHNICAL FIELD
This invention relates generally to clocking circuits and more particularly, to a method and apparatus for controlling the data rate of a clocking circuit.
BACKGROUND OF THE INVENTION
Communications between electrical circuits generally require that the circuit receiving the data must be able to receive the data at the same rate and time that the sending circuit transmits it. Discrepancies in the data rate or time of communication between the two circuits can lead to errors or loss of data.
Clocking circuits have traditionally operated at one of two classes of data rates: a single data rate, clocking on one edge of a primary clock, or a double data rate, clocking on both edges of the primary clock. This results in three types of circuits: a circuit that clocks on the rising edge of the primary clock, a circuit that clocks on the falling edge, or a circuit that clocks on both rising and falling edges.
Problems can arise when a circuit of one type tries to communicate with a circuit of another type. In one situation, the transmitting circuit attempts to transfer data at a different rate than the receiving circuit can handle, such as a double data rate processor circuit transmitting to a single data rate SDRAM. When the transmitting circuit transfers data at a faster rate than the receiving circuit can handle, the receiving circuit can miss portions of the data. For example, if a transmitting circuit transmits data at a rate of 66 MHz, while the receiving circuit receives data at 33 MHz, the receiving circuit will at best receive half of the data transmitted (rate of data received/rate of data sent=33 MHz/66 MHz=½).
In another situation, the receiving circuit may only “read” the data at a given point in time, and for a given duration. If the data is not present during that time, it may not be received. Here, the transmitting circuit may transmit data on one edge of the primary clock, such as the rising edge, while the receiving circuit “reads” the data on the other edge of the clock, such as the falling edge.
One solution to this problem is the addition of a latch circuit between the transmitting circuit and the receiving circuit. A latch maintains a data signal until it is overwritten by a new data signal. Thus, data can be held until the receiving circuit is ready to “read” it. The problem with this solution is that this requires additional circuitry; circuitry that takes up space and requires additional power. This is the antithesis of the goals of modem circuit design, which is to minimize the amount of circuitry and power usage.
These problems are particularly prevalent for communications in a synchronous dynamic random access memory (SDRAM). A SDRAM can use all or some of the three clocking protocols discussed above: clocking on the rising edge of a clock signal, the falling edge, or both edges. Similarly, a processor, or more specifically, a memory controller, that communicates with and controls the SDRAM can use all or some of the same three clocking protocols. In order for a given SDRAM to efficiently communicate with a given memory controller, the two circuits must use the same clocking protocol, sending and receiving data at the same rate and time, i.e., both clocking on the same edge or edges of the same clock signal. Thus, the need to match clocking protocols limits the memory controllers that can be used with a given SDRAM.
In the past, proper communication between a given memory controller and the SDRAM has been ensured by producing several types of SDRAMs, each of which uses a single clocking protocol. This solution, however, requires that several different types of SDRAMs and compatible memory controllers be available, and results in an unnecessarily expanded product line by manufacturers and sellers of SDRAMs and memory controllers.
Therefore, there is a need for a single SDRAM or clocking circuit that is capable of operating on either or both edges of a clock signal, for communications with memory controllers having varying data rates and times of communication.
SUMMARY OF THE INVENTION
The present invention provides a method and apparatus for producing a programmable clocking circuit that is capable of operating at either a single data rate or a double data rate and on either the rising or falling edge of a clock signal. A single data rate circuit is a circuit that clocks once per clock cycle, typically on only one edge of a clock signal (rising or falling), while a double data rate circuit clocks twice per clock cycle, typically on both edges (rising and falling) of a clock signal. The double data rate circuit clocks twice as often as the single data rate circuit, hence the name. According to one embodiment of the invention, a clocking circuit receives a first clock signal, and a switching circuit receives a second clock signal. The switching circuit is programmable to couple either the first clock signal to the clocking circuit or a steady state voltage to the clocking circuit. The clocking circuit is structured to clock on the transitions of the first clock signal to both logic levels, typically a logic zero and logic one, in response to receiving the second clock signal from the switching circuit, and clocking on the transition of the first clock signal to only one logic level in response to receiving the steady state voltage from the switching circuit. The data rate and time for communication for the clocking circuit can then be selected by programming the switching circuit to either couple the second clock signal or the steady state voltage to the clocking circuit.
REFERENCES:
patent: 4297641 (1981-10-01), Sterzer
patent: 4527075 (1985-07-01), Zbinden
patent: 4956566 (1990-09-01), Rupp
patent: 5128560 (1992-07-01), Chern et al.
patent: 5128563 (1992-07-01), Hush et al.
patent: 5165046 (1992-11-01), Hesson
patent: 5274276 (1993-12-01), Casper et al.
patent: 5329186 (1994-07-01), Hush et al.
patent: 5347179 (1994-09-01), Casper et al.
patent: 5349247 (1994-09-01), Hush et al.
patent: 5410683 (1995-04-01), Al-Khairi
patent: 5564042 (1996-10-01), Ventrone et al.
patent: 5614855 (1997-03-01), Lee et al.
patent: 5627487 (1997-05-01), Keeth
patent: 5644260 (1997-07-01), DaSilva et al.
patent: 5758134 (1998-05-01), Imel et al.
patent: 5867453 (1999-02-01), Wang et al.
patent: 5874845 (1999-02-01), Hynes
patent: 5877636 (1999-03-01), Truong et al.
patent: 5892730 (1999-04-01), Sato et al.
patent: 5917758 (1999-06-01), Keeth
patent: 5940608 (1999-08-01), Manning
patent: 5949254 (1999-09-01), Keeth
patent: 6016548 (2000-01-01), Nakamura
patent: 6060916 (2000-05-01), Park
patent: 6094727 (2000-07-01), Manning
Descriptive literature entitled, “400MHz SLDRAM, 4M×16 SLDRAM Pipelined, Eight Bank, 2.5 V Operation,” SLDRAM Consortium Advance Sheet, published throughout the United States, pp. 1-22.
“Draft Standard for a High-Speed Memory Interface (SyncLink),” Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society, Copyright 1996 by the Institute of Electrical and Electronics Engineers, Inc. New York, NY, pp. 1-56.
Maneatis, J., “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques”, IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1723-1732.
No associations
LandOfFree
Method and apparatus for controlling the data rate of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for controlling the data rate of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for controlling the data rate of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2878415