Method and apparatus for controlling power state of a...

Details Method and apparatus for controlling power state of a... Method and apparatus for controlling power state of a...

2007-03-06

2007-03-06

Cao, Chun (Department: 2115)

Electrical computers and digital processing systems: support

Computer power control

C713S320000, C716S030000

Reexamination Certificate

active

10431989

ABSTRACT:
An arrangement provides for further power reduction where a system includes two or more electrical components that can be placed into two or more power consumption states. The arrangement can take advantage of existing circuitry to selectively disable certain state transition detectors to thereby provide additional power reduction.

REFERENCES:
patent: 6079024 (2000-06-01), Hadjimohammadi et al.
patent: 6529438 (2003-03-01), Suzuki et al.
patent: 6816994 (2004-11-01), Schoenfeld et al.
patent: 6907534 (2005-06-01), Ku
Kwa et al, PCI Express Architecture Power Management, Nov. 8, 2002, Intel, pp. 14.

Affiliated with

Also associated with

Rating

Method and apparatus for controlling power state of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for controlling power state of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for controlling power state of a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3721098