Method and apparatus for controlling material removal from a...

Semiconductor device manufacturing: process – With measuring or testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S017000, C438S016000

Reexamination Certificate

active

06579732

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to the fabrication of integrated circuits, and more particularly to a method and apparatus for controlling the removal of material from an integrated circuit formed in a semiconductor substrate.
BACKGROUND INFORMATION
In the fabrication of integrated circuits or semiconductor devices, the selective and often partial removal of semiconductor substrate material or the selective and partial removal of a subsequently deposited layer of semiconductor material is often necessary for various reasons. For example, the removal of at least a portion of material in specific areas may be necessary to make electrical contact to underlying components or to an underlying doped semiconductor region by another component or doped region that is to be subsequently deposited or formed on the substrate or on a previously deposited layer of semiconductor material. The precise location of the material to be removed and the quantity of the material, that is the surface area and depth of the material to be removed, are typically very critical to the fabrication process. The precision of these parameters and the accuracy of the removal of material is becoming even more critical as component densities are increasing and the demand for higher yields is also increasing. In contrast, packaging requirements are calling for smaller, more compact structures as consumers demand smaller, lighter weight and more portable electronic devices that have greater functionality.
A current method for determining location and depth for removal of material in the fabrication of semiconductor devices is to drill or etch probe holes into the substrate or semiconductor layer and then measure the depth of penetration with probes at intervals during the etching process. For example, probe holes are used to determine the average silicon thickness and approximate etch rate in a laser chemical etching (LCE) process or focused ion beam (FIB) process. This involves additional process steps in removing the workpiece or integrated circuit being fabricated from the LCE or FIB equipment, drilling or etching the probe holes, if they have not already been formed, and measuring the depth or thickness by inserting probes and measuring the insertion depth. Depending upon the measurement results, the semiconductor device is then painstakingly remounted or realigned with the LCE equipment for additional processing at hopefully, substantially the same exact location. Accordingly, this current method does not permit real time or in situ monitoring and control of the etching process and adds extensive time to the manufacturing process. Additionally, the process involves a certain amount of guess work or trial and error and there is at least some probability of over-etching and damaging the device or other components formed in the substrate. Further, as component densities increase and packaging size requirements shrink, there will be even more limited space to make probe holes.
Accordingly, for all the reasons discussed above, and for other reasons that will become apparent upon reading and understanding the present specification, there is a need for a method and apparatus for monitoring and controlling the removal of material from a semiconductor substrate or integrated circuit that permits real time or in situ monitoring and control of the removal of material and that provides accurate endpointing to discontinue removal of material to prevent damage to the integrated circuit or other components formed within the integrated circuit and to also permits accurate location of the area in which material is to be removed by mapping the location of semiconductor regions formed within the substrate or built up layers of the integrated circuit.


REFERENCES:
patent: 3755026 (1973-08-01), Reynolds
patent: 5308161 (1994-05-01), Stein
patent: 5413942 (1995-05-01), Cahen et al.
patent: 5476006 (1995-12-01), Fujii et al.
patent: 5500188 (1996-03-01), Hafeman et al.
patent: 5586099 (1996-12-01), Finkelstein et al.
patent: 5790491 (1998-08-01), Jaquette et al.
patent: 5851488 (1998-12-01), Saul et al.
patent: 5882598 (1999-03-01), Lindquist et al.
patent: 5963781 (1999-10-01), Winer
patent: 6052401 (2000-04-01), Wieser et al.
patent: 6174741 (2001-01-01), Hansch et al.
patent: 6282222 (2001-08-01), Wieser et al.
patent: 6355494 (2002-03-01), Livengood et al.
patent: 6370680 (2002-04-01), Nguyen
patent: 2002/0055272 (2001-12-01), Livengood et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for controlling material removal from a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for controlling material removal from a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for controlling material removal from a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3142373

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.