Method and apparatus for controlling data erase operations of a

Details Method and apparatus for controlling data erase operations of a Method and apparatus for controlling data erase operations of a

1998-05-19

2000-11-28

Cabeca, John W.

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

711166, 36518529, G06F 1200

Patent

active

061548081

ABSTRACT:
A semiconductor memory device has a memory space which includes blocks and each of the blocks includes sectors. The sectors have a data storing region and a flag region. Data stored in a sector is marked as valid or erased, depending on the flags in the flag region. If an even number of the flags in the flag region have a logical value of 1, the data is considered to be erased. The data in each sector may be erased and unerased a number of times, by sequentially altering the value of the flags in the flag region. Data stored in the memory may be erased on a sector-by-sector basis.

REFERENCES:
patent: 5223559 (1993-06-01), Arraudeau et al.
patent: 5524230 (1996-06-01), Sakaue et al.
patent: 5933847 (1999-08-01), Ogawa
patent: 5991517 (1999-11-01), Harari et al.
patent: 5994732 (1999-11-01), Ajika et al.
patent: 5999446 (1999-12-01), Harari et al.

Affiliated with

Also associated with

Rating

Method and apparatus for controlling data erase operations of a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for controlling data erase operations of a , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for controlling data erase operations of a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1735791