Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-07-15
2008-07-15
Whitmore, Stacy (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
11258738
ABSTRACT:
The present disclosure is directed to a method and apparatus for dividing an integrated circuit design field into a plurality of congestion rectangles having user-selectable sizes. A routing congestion value is estimated for each congestion rectangle prior to routing interconnections within the design field. The congestion values are stored in machine-readable memory and are updated in response to wire changes within the design field.
REFERENCES:
patent: 6068602 (2000-05-01), Tham et al.
patent: 6123736 (2000-09-01), Pavisic et al.
patent: 6405358 (2002-06-01), Nuber
patent: 6470487 (2002-10-01), Zolotykh et al.
patent: 6536028 (2003-03-01), Katsioulas et al.
patent: 6543032 (2003-04-01), Zolotykh et al.
patent: 6564361 (2003-05-01), Zolotykh et al.
patent: 6618846 (2003-09-01), Cheng
patent: 6681373 (2004-01-01), Zolotykh et al.
patent: 7076406 (2006-07-01), Tetelbaum
patent: 7155697 (2006-12-01), Teig et al.
patent: 7225116 (2007-05-01), Harn
patent: 2003/0182649 (2003-09-01), Harn
patent: 2005/0229137 (2005-10-01), Ito
Galatenko Alexei V.
Gasanov Elyar E.
Lyalin Iliya V.
LSI Corporation
Westman Champlin & Kelly P.A.
Whitmore Stacy
LandOfFree
Method and apparatus for controlling congestion during... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for controlling congestion during..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for controlling congestion during... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3906923