Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
1999-10-15
2001-10-09
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S032000, C326S031000, C326S087000
Reexamination Certificate
active
06300798
ABSTRACT:
BACKGROUND
As technology advances, the number of transistors within a die, the number of die fabricated on a semiconductor wafer, and the overall size of the semiconductor wafer all increase. Consequently, variations in the manufacturing process may result in transistors across a semiconductor wafer having varying operational performance characteristics. This may result in die within close proximity of each other on a semiconductor wafer to operate differently even though they were manufactured using substantially the same process.
In addition, the physical arrangement of transistors within a die as compared to the arrangement of other transistors may result in some of the transistors undergoing greater electro-mechanical stress during operation. This problem may be further acerbated by the operating conditions, such as temperature, for example, which may be imposed upon the device by a consumer. If the variation in performance becomes too extreme, the device may operate outside the range deemed acceptable by a customer. If this occurs, the device may not be sold and is usually scrapped for failing to meet operational conditions. Therefore, the overall cost of manufacturing semiconductor die is increased due at least in part to the loss of die that had to be scrapped due to their unacceptable performance.
This problem of performance variation may be addressed by adding additional circuitry to a die that modulates the performance of some of the transistors within the die. One such technique is described in U.S. Pat. No. 5,869,983 entitled “Method and Apparatus for Controlling Compensated Buffers”, issued to IIkabahar et al., on Feb. 9, 1999, which is assigned to the same assignee as the present invention. However, it may be desirable to provide a solution that has even greater flexibility.
REFERENCES:
patent: 4079456 (1978-03-01), Lunsford et al.
patent: 4975598 (1990-12-01), Borkar
patent: 5303191 (1994-04-01), Eagan et al.
patent: 5463331 (1995-10-01), Kuo
patent: 5640122 (1997-06-01), McClure
patent: 5717313 (1998-02-01), Grabon
patent: 5869983 (1999-02-01), Ilkbahar et al.
patent: 5870001 (1999-02-01), Osterling et al.
patent: 5883801 (1999-03-01), Drucker et al.
patent: 5898321 (1999-04-01), Ilkbahar et al.
patent: 5912569 (1999-06-01), Alleven
patent: 5959481 (1999-09-01), Donnelly et al.
patent: 6031385 (2000-02-01), Ilkbahar
patent: 6092030 (2000-07-01), Lepejian et al.
patent: 0606727A1 (1993-12-01), None
patent: 0611053A2 (1994-01-01), None
patent: 0718977A2 (1995-11-01), None
patent: 63135882 (1988-06-01), None
patent: 07022597 (1995-01-01), None
patent: 11017516 (1999-01-01), None
Intel Corporation
Le Don Phu
Seddon Kenneth M.
Tokar Michael
LandOfFree
Method and apparatus for controlling compensated buffers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for controlling compensated buffers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for controlling compensated buffers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2590975