Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Counting – scheduling – or event timing
Reexamination Certificate
2006-12-05
2006-12-05
Trujillo, James K. (Department: 2116)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Counting, scheduling, or event timing
C713S500000, C713S400000, C713S600000
Reexamination Certificate
active
07146520
ABSTRACT:
A method and apparatus for operating a clock in a processor having asymmetrically mirrored base-mirror units is disclosed. The method includes initializing a base-unit and a mirror-unit of the processor to the same state, and starting the mirror-unit-clock one clock cycle later than the base-unit-clock.
REFERENCES:
patent: 5231640 (1993-07-01), Hanson et al.
patent: 5452443 (1995-09-01), Oyamada et al.
patent: 5668985 (1997-09-01), Carbine et al.
patent: 5692121 (1997-11-01), Bozso et al.
patent: 5802359 (1998-09-01), Webb et al.
patent: 5948111 (1999-09-01), Taylor et al.
Billeci Michael
McNamara Timothy G.
Tong Ching-Lung L.
Webber David
Cantor & Colburn LLP
International Business Machines - Corporation
Trujillo James K.
LandOfFree
Method and apparatus for controlling clocks in a processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for controlling clocks in a processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for controlling clocks in a processor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3703793