Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2007-11-09
2010-06-29
Patel, Niketa I (Department: 2181)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C710S008000, C710S010000, C710S058000, C710S060000, C710S061000, C709S233000, C370S229000
Reexamination Certificate
active
07747793
ABSTRACT:
A distributed buffering system includes at least one input buffer, at least one serializing module, a at least one deserializing module, at least one output buffer, and a programmable logic device. The input buffer is operably coupled to store at least one data block of incoming data. The serializing module serializes the data block as it is retrieved from the input buffer to produce a serial stream of data. The programmable logic device receives the serial stream of data and distributes it to one or more of the at least one deserializing modules. The at least one deserializing module converts the serial stream back into the data block. The recaptured data block is then provided to the corresponding output buffer, which stores the recaptured data.
REFERENCES:
patent: 5115450 (1992-05-01), Arcuri
patent: 5406525 (1995-04-01), Nicholes
patent: 5412783 (1995-05-01), Skokan
patent: 5438571 (1995-08-01), Albrecht et al.
patent: 5715197 (1998-02-01), Nance et al.
patent: 5781544 (1998-07-01), Daane
patent: 5784370 (1998-07-01), Rich
patent: 6104208 (2000-08-01), Rangasayee
patent: 6233191 (2001-05-01), Gould et al.
patent: 6341142 (2002-01-01), Ducaroir et al.
patent: 6404752 (2002-06-01), Allen et al.
patent: 6606300 (2003-08-01), Blanc et al.
patent: 6956852 (2005-10-01), Bechtolsheim et al.
patent: 7039915 (2006-05-01), Kavoori et al.
patent: 2001/0031027 (2001-10-01), Lindsay
patent: 2003/0016697 (2003-01-01), Jordan
patent: 2003/0055998 (2003-03-01), Saha et al.
patent: 2003/0112031 (2003-06-01), Agrawal et al.
patent: 2006/0129869 (2006-06-01), Hendrickson et al.
U.S. Appl. No. 10/039,204, filed Jan. 4, 2002, Black, William C. et al., “Distributed Buffering System Having Programmable Interconnecting Logic and Applications Thereof” 64 pages, available from Xilinx Inc., 2100 Logic Drive, San Jose, CA 95124.
10 Gigabit Ethernet Alliance,10 Gigabit Ethernet Technology Overview White Paper, Rev. 1.0, May 2001, pp. 1-22, available from 10 Gigabit Ethernet Alliance, Newport Beach, California.
Mellanox Technologies,Introduction to InfiniBand, White Paper No. WP010800140, at least as early as Jan. 4, 2002, pp. 1-17, available from Mellanox Technologies, Santa Clara, California.
Ottem, Erik, “2Gb Fibre Channel: Making the Transition to the Next Generation of SANs,”Serverworld, printed on Aug. 13, 2001, pp. 1-6, <http://www.serverworldmagazine.com/webpapers/2001/06—gadzoox.shtml?printme>.
Sun Microsystems, Inc.,Sun Trunking 1.2, White Paper, Jul. 1999, pp. 1-18, available from Sun Microsystems, Inc., Palo Alto, California.
Yano, Kazuo et al., “Single-Electron Memory for Giga-to-Tera Bit Storage,”Proc. of the IEEE, Apr. 1999, pp. 633-651, vol. 87, No. 4.
Black William C.
Markison Timothy W.
King John J.
Markison Tim
Patel Niketa I
Xilinx , Inc.
LandOfFree
Method and apparatus for controlling a distributed buffering... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for controlling a distributed buffering..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for controlling a distributed buffering... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4224100