Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2007-10-16
2007-10-16
Dang, Khanh (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S311000
Reexamination Certificate
active
11173640
ABSTRACT:
A large multimaster I2C bus system is partitioned into smaller bus segments. The bus segments are connected by bridges that isolate the segments and direct selected transactions and commands between the segments. The bridge may handle bus segment error conditions and particularly a hang on the Port B bus by attempting to cause any device on the bus segment to respond after the bus bridge has attempted to acquire the segment for a first predetermined period of time. If the bus responds within the first predetermined period of time, the bus bridge resets the bus segment.
REFERENCES:
patent: 3988714 (1976-10-01), Bardotti
patent: 5090014 (1992-02-01), Polich et al.
patent: 5341480 (1994-08-01), Wasserman et al.
patent: 5376928 (1994-12-01), Testin
patent: 5404532 (1995-04-01), Allen et al.
patent: 5455915 (1995-10-01), Coke
patent: 5469463 (1995-11-01), Polich et al.
patent: 5546546 (1996-08-01), Bell et al.
patent: 5602998 (1997-02-01), Alfersness et al.
patent: 5632021 (1997-05-01), Jennings et al.
patent: 5751975 (1998-05-01), Gillespie
patent: 5761461 (1998-06-01), Neal et al.
patent: 5822583 (1998-10-01), Tabuchi
patent: 5892933 (1999-04-01), Voltz
patent: 6018526 (2000-01-01), Liu et al.
patent: 6026352 (2000-02-01), Burns et al.
patent: 6092138 (2000-07-01), Schutte
patent: 6145009 (2000-11-01), Miyazawa et al.
patent: 6182178 (2001-01-01), Kelley et al.
patent: 6205147 (2001-03-01), Mayo et al.
patent: 6212676 (2001-04-01), Seaman et al.
patent: 6233635 (2001-05-01), Son
patent: 6260092 (2001-07-01), Story et al.
patent: 6397268 (2002-05-01), Cepulis
patent: 6542953 (2003-04-01), Porterfield
patent: 6591322 (2003-07-01), Ervin et al.
patent: 6594712 (2003-07-01), Pettey et al.
patent: 6625675 (2003-09-01), Mann
patent: 6728908 (2004-04-01), Fukuhara et al.
patent: 6769078 (2004-07-01), Barenys et al.
patent: 6799233 (2004-09-01), Deshpande et al.
patent: 6842806 (2005-01-01), Ervin
patent: 6874052 (2005-03-01), Delmonico
patent: WO 09/34376 (1998-08-01), None
patent: WO 02/10933 (2002-02-01), None
Dang Khanh
Dorsey & Whitney LLP
Sun Microsystems Inc.
LandOfFree
Method and apparatus for constructing wired-and bus systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for constructing wired-and bus systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for constructing wired-and bus systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3840570