Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-07-29
2008-07-29
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07406672
ABSTRACT:
An apparatus for supporting a design of a circuit including a plurality of elements, comprising: an acquiring unit that acquires a clock tree of the circuit; a constructing unit that constructs, based on the clock tree, a plurality of groups each of which includes a part of elements of same skew; an analyzing unit that performs an analysis of a timing of an inter-group path between two of the groups; and an output unit that outputs a result of the analysis.
REFERENCES:
patent: 5980092 (1999-11-01), Merryman et al.
patent: 6698006 (2004-02-01), Srinivasan et al.
patent: 6799310 (2004-09-01), Miyamoto
patent: 7257782 (2007-08-01), Ho et al.
patent: 2004-185466 (2004-07-01), None
Chiang Jack
Doan Nghia M
Fujitsu Limited
Staas & Halsey , LLP
LandOfFree
Method and apparatus for constructing and optimizing a skew... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for constructing and optimizing a skew..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for constructing and optimizing a skew... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2754032