Electrical computers and digital processing systems: processing – Processing control
Reexamination Certificate
2007-04-10
2009-12-01
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
C712S205000
Reexamination Certificate
active
07627742
ABSTRACT:
An information handling system includes a processor that throttles the instruction fetcher whenever the inaccuracy, or lack of confidence, in branch predictions for branch instructions stored in a branch instruction queue exceeds a predetermined threshold confidence level of inaccuracy or error. In this manner, fetch operations slow down to conserve processor power when it is likely that the processor will mispredict the outcome of branch instructions. Fetch operations return to full speed when it is likely that the processor will correctly predict the outcome of branch instructions.
REFERENCES:
patent: 5553255 (1996-09-01), Jain et al.
patent: 6272666 (2001-08-01), Borkar et al.
patent: 6282663 (2001-08-01), Khazam
patent: 6363490 (2002-03-01), Senyk
patent: 6385697 (2002-05-01), Miyazaki
patent: 6393374 (2002-05-01), Rankin et al.
patent: 6411156 (2002-06-01), Borkar et al.
patent: 6415388 (2002-07-01), Browning et al.
patent: 6438682 (2002-08-01), Morris et al.
patent: 6484265 (2002-11-01), Borkar et al.
patent: 6564328 (2003-05-01), Grochowski et al.
patent: 6608528 (2003-08-01), Tam et al.
patent: 6625744 (2003-09-01), Rappoport et al.
patent: 6762629 (2004-07-01), Tam et al.
patent: 6766441 (2004-07-01), Sinharoy
patent: 6788156 (2004-09-01), Tam et al.
patent: 6908227 (2005-06-01), Rusu et al.
patent: 6931559 (2005-08-01), Burns et al.
patent: 2003/0117759 (2003-06-01), Cooper
patent: 2003/0126478 (2003-07-01), Burns et al.
patent: 2003/0126479 (2003-07-01), Burns et al.
patent: 2003/0188211 (2003-10-01), Chen
patent: 2003/0204762 (2003-10-01), Lee et al.
patent: 2004/0071184 (2004-04-01), Naveh et al.
patent: 2004/0139301 (2004-07-01), McDonald
patent: 2004/0148528 (2004-07-01), Silvester et al.
patent: 2004/0158771 (2004-08-01), Garnett et al.
patent: 2005/0044434 (2005-02-01), Kahle et al.
patent: 2005/0102544 (2005-05-01), Brewer et al.
patent: 2005/0138438 (2005-06-01), Bodas
patent: 2005/0166075 (2005-07-01), Hack
patent: 2005/0235170 (2005-10-01), Atkinson
patent: 2005/0283624 (2005-12-01), Kumar et al.
patent: 2006/0020831 (2006-01-01), Golla et al.
patent: 2006/0174090 (2006-08-01), Sartorius et al.
patent: PCT/US99/24194 (2000-05-01), None
US 6,330,680, 12/2001, Browning et al. (withdrawn)
Kang,D. etal., Speculation Control for Simultaneous Multithreading, 2004, IEEE, 10 pages.
Luo, K etal., Balancing throughput and Fairness in SMT Processors, 2001, IEEE, pp. 164-171.
Crepps—Improving Multi-Core Architecture Power Efficiency Through EPI Throttling and Asymmetric Multiprocessing, Technology @ Intel Magazine (Feb. 2006).
Felter—A Performance-Conserving Approach for Reducing Peak Power Consumption in Server Systems, ICS'05 (Jun. 2005).
Hofstee—Power Efficient Processor Architecture and The Cell Processor, IEEE HPCA (Nov. 2005).
Intel-1—VRM 9.0 DC-DC Converter Design Guidelines, Intel (Apr. 2002).
Intel-2—Embedded Voltage Regulator-Down (EmVRD) 11.0, Intel Design Guidelines (Aug. 2006).
Aragon, J. L. et al., “Power-aware control speculation through selective throttling”, High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings The Ninth International Symposium on Feb. 8-12, 2003, Piscataway, NJ, USA, IEEE, Feb. 8, 2003, pp. 103-112, XP010629505 ISBN: 978-0-7695-1871-8.
Manne, S. et al., “Pipeline gating: Speculation Control for Energy Reduction”, Computer Architecture, 1998. Proceedings. The 25th Annual International Symposium on Barcelona, Spain Jun. 27-Jul. 1, 1998, Los Alamitos, CA, USA, IEEE Comput. Soc, US, Jun. 27, 1998, pp. 132-141, XP 010291372 ISBN: 978-0-8186-8491-3.
European Patent Office, “Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration”, Jul. 28, 2008.
Bose Pradip
Buyuktosunoglu Alper
Cher Chen-Yong
Gschwind Michael Karl
Nair Ravi
Coleman Eric
Gerhardt Diana R.
International Business Machines - Corporation
Kahler Mark P.
LandOfFree
Method and apparatus for conserving power by throttling... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for conserving power by throttling..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for conserving power by throttling... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4147644