Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output addressing
Patent
1997-04-04
1999-11-30
Matar, Ahmad F.
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output addressing
710 2, 710 1, 710 5, 710 8, 707 1, 709104, G06F 704, G06F 900
Patent
active
059960264
ABSTRACT:
A connection method of a plurality of input/output channels between a plurality of sub-channels of an information processing system having a virtual machine running on a physical machine under control of a hypervisor and a plurality of devices. The method includes issuing from the hypervisor a command for setting configuration information defining a plurality of configuration structures between the sub-channels set for the respective virtual machines and the devices in a storage device and acquiring configuration information containing the sub-channel corresponding to a designated device from the configuration information corresponding to one of the virtual machines based on the device designation contained in the input/output command from the one virtual machine. The virtual machines are enabled after the issuance of the set command and before the issuance of the input/output command. The corresponding configuration information is searched by using ID information of the virtual machine which issued the input/output command in order to execute the step so that one of a plurality of channel paths between a plurality of devices and the sub-channels is selected to execute the input/output designated by the input/output command.
REFERENCES:
patent: 4843541 (1989-06-01), Bean et al.
patent: 4885681 (1989-12-01), Umeno et al.
patent: 5109489 (1992-04-01), Umeno et al.
patent: 5146565 (1992-09-01), Blanck et al.
patent: 5253344 (1993-10-01), Bostick et al.
patent: 5257353 (1993-10-01), Blanck et al.
patent: 5392409 (1995-02-01), Umeno et al.
patent: 5414851 (1995-05-01), Brice, Jr. et al.
patent: 5452455 (1995-09-01), Brown et al.
patent: 5506975 (1996-04-01), Onodera
patent: 5600805 (1997-02-01), Fredericks et al.
patent: 5659756 (1997-08-01), Hefferon et al.
patent: 5659786 (1997-08-01), George et al.
Onodera Osamu
Sato Kiichi
Shinohara Makiko
Hitachi , Ltd.
Matar Ahmad F.
Thomson William D
LandOfFree
Method and apparatus for connecting i/o channels between sub-cha does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for connecting i/o channels between sub-cha, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for connecting i/o channels between sub-cha will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1687627