Electrical computers and digital processing systems: memory – Storage accessing and control
Patent
1996-08-23
1998-10-06
Swann, Tod R.
Electrical computers and digital processing systems: memory
Storage accessing and control
36518521, G06F 1300, G11C 1134
Patent
active
058193057
ABSTRACT:
An integrated circuit (10) includes a memory (20) which has a plurality of memory modes, including a high density memory mode and a high speed/reliability memory mode. The high speed/reliability memory mode may alternately be used as a high reliability memory mode. Memory (20) includes a configuration circuit (80) which selects one of the plurality of memory modes. Configuration circuit (80) provides configuration information to sense amplifier control circuit (72). Sense amplifier control circuit (72) provides control information to sense amplifiers (70) in order to place sense amplifiers (70) in one of a plurality of operating modes. In one embodiment, the plurality of operating modes of sense amplifiers (70) includes a complementary differential operating mode and a referenced differential operating mode.
REFERENCES:
patent: 4507730 (1985-03-01), Johnson et al.
patent: 4975882 (1990-12-01), Kuo et al.
patent: 5410669 (1995-04-01), Biggs et al.
patent: 5528535 (1996-06-01), Honjo et al.
patent: 5615158 (1997-03-01), Ochoa et al.
patent: 5715190 (1998-02-01), Honjo et al.
Godsey Sandra L.
Hill Susan C.
King , Jr. Conley B.
Motorola Inc.
Swann Tod R.
LandOfFree
Method and apparatus for configuring operating modes in a memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for configuring operating modes in a memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for configuring operating modes in a memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-94101