Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2006-12-12
2006-12-12
Perveen, Rehana (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S305000, C710S003000
Reexamination Certificate
active
07149838
ABSTRACT:
A special bus master, called a configuration host, “walks” a bus system to discover the bus topology and bus bridges that form that topology. Once the bridges have been located, the configuration host assigns a bridge ID to each bridge and enters information into internal bridge registers that control the flow of information between bus segments. The configuration host also populates an address bitmap in each bridge in order to complete the bus system configuration. In one embodiment, the bus topology is a tree configuration and the configuration host performs a recursive procedure that configures each branch of the tree. During this configuration process the internal bridge registers and address bitmap in each bridge are populated.
REFERENCES:
patent: 3988714 (1976-10-01), Bardotti
patent: 5341480 (1994-08-01), Wasserman et al.
patent: 5404532 (1995-04-01), Allen et al.
patent: 5455915 (1995-10-01), Coke
patent: 5469463 (1995-11-01), Polich et al.
patent: 5546546 (1996-08-01), Bell et al.
patent: 5602998 (1997-02-01), Alferness et al.
patent: 5632021 (1997-05-01), Jennings et al.
patent: 5751975 (1998-05-01), Gillespie
patent: 5761461 (1998-06-01), Neal et al.
patent: 5771387 (1998-06-01), Young et al.
patent: 5822583 (1998-10-01), Tabuchi
patent: 5892933 (1999-04-01), Voltz
patent: 6018526 (2000-01-01), Liu et al.
patent: 6026352 (2000-02-01), Burns et al.
patent: 6044207 (2000-03-01), Pecone et al.
patent: 6092138 (2000-07-01), Schutte
patent: 6145009 (2000-11-01), Miyazawa et al.
patent: 6182178 (2001-01-01), Kelley et al.
patent: 6205147 (2001-03-01), Mayo et al.
patent: 6212676 (2001-04-01), Seaman et al.
patent: 6233635 (2001-05-01), Son
patent: 6260092 (2001-07-01), Story et al.
patent: 6397268 (2002-05-01), Cepulis
patent: 6542953 (2003-04-01), Porterfield
patent: 6591322 (2003-07-01), Ervin et al.
patent: 6594712 (2003-07-01), Pettey et al.
patent: 6625675 (2003-09-01), Mann
patent: 0 607 733 (1994-07-01), None
patent: WO 94/14121 (1994-06-01), None
patent: WO 09/34376 (1998-08-01), None
patent: WO 02/10933 (2002-02-01), None
Deleganes, Ellen, “Using InfiniBand Architecture to Optimize Cache Fusion in Oracle 9 Real Application Clusters (RAC)”, 2001, intel.
Philips, “12C Bus Repeater, Data Sheet”, Mar. 7, 2001, p.
Anonymous, “Identical 12C Components Sharing a Unique 12C Address”, Sep., 1998, p. 1245.
Huynh Kim T.
Kudirka & Jobse LLP
Perveen Rehana
LandOfFree
Method and apparatus for configuring multiple segment... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for configuring multiple segment..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for configuring multiple segment... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3662629